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Silicon Photonics for High-Performance Interconnection Networks
Aleksandr Biberman
We assert in the course of this work that silicon photonics has the
potential to be a key disruptive technology in computing and com-
munication industries. The enduring pursuit of performance gains in
computing, combined with stringent power constraints, has fostered
the ever-growing computational parallelism associated with chip mul-
tiprocessors, memory systems, high-performance computing systems,
and data centers. Sustaining these parallelism growths introduces
unique challenges for on- and off-chip communications, shifting the
focus toward novel and fundamentally different communication ap-
proaches.
This work showcases that chip-scale photonic interconnection net-
works, enabled by high-performance silicon photonic devices, enable
unprecedented bandwidth scalability with reduced power consump-
tion. We demonstrate that the silicon photonic platforms have al-
ready produced all the high-performance photonic devices required to
realize these types of networks. Through extensive empirical char-
acterization in much of this work, we demonstrate such feasibility
of waveguides, modulators, switches, and photodetectors. We also
demonstrate systems that simultaneously combine many functionali-
ties to achieve more complex building blocks. Furthermore, we lever-
age the unique properties of available silicon photonic materials to
create novel silicon photonic devices, subsystems, network topologies,
and architectures to enable unprecedented performance of these pho-
tonic interconnection networks and computing systems.
We show that the advantages of photonic interconnection networks
extend far beyond the chip, offering advanced communication envi-
ronments for memory systems, high-performance computing systems,
and data centers. Furthermore, we explore the immense potential
of all-optical functionalities implemented using parametric processing
in the silicon platform, demonstrating unique methods that have the
ability to revolutionize computation and communication.
Silicon photonics enables new sets of opportunities that we can lever-
age for performance gains, as well as new sets of challenges that we
must solve. Leveraging its inherent compatibility with standard fab-
rication techniques of the semiconductor industry, combined with its
capability of dense integration with advanced microelectronics, silicon
photonics also offers a clear path toward commercialization through
low-cost mass-volume production. Combining empirical validations
of feasibility, demonstrations of massive performance gains in large-
scale systems, and the potential for commercial penetration of silicon
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1.1 Birth of the microprocessor
Federico Faggin has revolutionized computing by helping to commercialize the
metal-oxide-semiconductor self-aligned silicon-gate technology that first led to the
Fairchild 3708 in 1968, an eight-bit analog multiplexor and the first commercial
integrated circuit to use this technology, followed by the Intel 4004 in 1971,
the first general-purpose commercial microprocessor. The latter chip bears the




Before the Intel 4004 even made it to its first calculator, the trend in computing
was already clear. The microprocessor, the size of a fingernail, delivered the same
computing power as ENIAC (Electronic Numerical Integrator And Computer) in
1946, the first general-purpose electronic computer, which occupied a large room.
The Intel 4004 already comprised 2,300 transistors.
Inspired by earlier simultaneous inventions of the integrated circuit by Jack
Kilby (using germanium) and Robert Noyce (using silicon) in 1959, Douglas En-
gelbart quickly observed that same year that this technology could scale toward
miniaturization using the concept of similitude, which was originally used for en-
largement. Gordon Moore then famously predicted the long-term trend in com-
puting in 1965 by sketching out the pace of silicon technology in the integrated
circuit–noting that the number of transistors that can be inexpensively fabricated
on an integrated circuit doubles approximately every two years. Following this
trend for almost five decades, today’s microprocessors have already long broken
the billion transistor barrier.
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1.3 Processor scalability challenges
Through Moore’s law, in which the perpetual increase in transistor miniaturiza-
tion, count, density, and speed at the minimum cost has increased device com-
plexity and functionality, the semiconductor industry has adopted the economic
imperative for delivering computing performance. This imperative has reemerged
in other formulations as well, serving as potential impediments to the semicon-
ductor industry. For example, Moore’s law for power consumption states that
the power consumption of computing nodes doubles every 18 months, requiring
sparser spacing and more aggressive cooling techniques. These predictions pro-
vide some insight into the inherent trade-offs between computing performance
and power consumption.
The fundamental trade-offs associated with scaling the clock frequency of the
processor to increase performance and the resulting power dissipation, have cre-
ated practical limits on the clock frequency that are prohibitive to all systems
without novel and exotic cooling techniques. Furthermore, technical challenges
and economic restrictions associated with designing, developing, and debugging
processors with the ever-growing number of transistors have restricted perfor-
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mance gains. Lastly, it has become increasingly challenging to obtain perfor-
mance gains through instruction level parallelism using superscalar architecture
techniques.
1.4 Chip multiprocessors
Addressing these challenges, the chip multiprocessor was introduced as a way
of continuing to increase performance gains. This chip multiprocessor consists of
several smaller processing cores instead of one large core that is used by traditional
processors. These cores may be designed and replicated several times, with suc-
cessive generational performance gains obtained by utilizing more of these cores
within the chip multiprocessor. The idea is that these performance gains would
come from parallel code execution using multiple threads across the cores. Fur-
thermore, more applications would benefit from this type of parallelism because
of the low inter-processor communication latency.
As the number of cores in chip multiprocessors continues to scale, a new set of
challenges begins to emerge to sustain this scalability. The first major challenge
is how to interconnect these cores. The point-to-point connections once prevalent
in these systems, providing dedicated wires for each signal, are no longer viable
4
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for communication in large-scale systems, since they occupy a prohibitive amount
of the chip area and dominate the dynamic power dissipation. These challenges
have shifted the focus toward communication- rather than computation-based
solutions for performance gains.
1.5 Networks-on-chip
Networks-on-chip were introduced to reduce the wiring complexity, by designing
regular topologies that can achieve predictable bandwidth, latency, and power
dissipation from communication between the cores. These networks-on-chip were
analogous to modern telecommunications networks, having nodes interconnected
by routers that direct packets of information from the source core to the destina-
tion core.
1.6 Scarce resources
To maximize the available communication bandwidth in these networks-on-chip,
interconnecting wires are typically connected in parallel, forming communication
buses that can transmit at higher aggregate data rates. With increasing chip
area and power dissipation constraints imposed by a growing number of cores,
5
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these communication buses are increasingly limited in how many wires they can
feasibly sustain, reducing the speed of each wire, and severely limiting the total
utilizable bandwidth on chip. With limited bandwidth, designing the networks-
on-chip requires a stringent balance between the available resources, carefully
provisioning communication access between the cores, on-chip cache memory, as
well as off-chip memory interfaces.
1.6.1 On-chip bandwidth.
There are several major communication impairments that emerge from the limi-
tations imposed on the bandwidth resources, which are further compounded with
each new generation of chip multiprocessors. First, on-chip bandwidth between
the cores is limited, quickly saturating the network and forcing packets of infor-
mation to linger in the output buffers while waiting for the network resources to
become available. This impairment inhibits the performance of the chip multi-
processor by slowing down the execution time of the applications. Furthermore,
this impairment asymmetrically affects less-parallel, latency-sensitive applications




Off-chip bandwidth between the cores and memory is limited, in what is com-
monly referred to as the processor-memory performance gap, which grows ex-
ponentially with every new processor generation. This disparity between the
processor and memory has resulted from the annual performance improvement
rate of 60% for the processor, and access time reduction of less than 10% for
the memory. The resulting interplay between off-chip bandwidth and access la-
tency reduces the performance of the chip multiprocessor, asymmetrically af-
fecting memory-intensive applications, and is the primary obstacle in achieving
performance gains in computing systems.
Soon after the processors have become ubiquitous, many key industries have
pressed to move beyond the performance of a single processor. Since the off-chip
bandwidth limitation constricts performance of the computing board, which in-
terconnects several processors and memory elements, it also further imposes novel
challenges to high-performance computing systems and data centers, which inter-
connect many of these computing boards to achieve much greater functionality.
7
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1.7 High-performance computing systems
High-performance computing systems are mostly utilized for calculation-intensive
tasks such as quantum physics, weather forecasting, climate research, molecular
modeling, and physical simulations. These systems generally comprise many in-
terconnected processors, with a very carefully-designed memory hierarchy and
interconnection network, which allows them to perform many tasks in paral-
lel. These systems benefit mostly from high-bandwidth interconnection networks,
with low latency being a secondary requirement. Several research groups have
also stated that high-performance computing systems turn compute-bound prob-
lems into interconnect-bound problems, noting that the interconnection networks
in these systems are increasingly becoming the performance bottleneck.
1.8 Data centers
Data centers also interconnect many processors in form of servers, and utilize
routers and switches to transport data packets between these servers. The inter-
connection network architecture typically consists of a tree of these routing and
switching elements. Because every new generation of data centers interconnects a
8
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greater amount of servers, combined with more demanding performance require-
ments, more expensive and bulky equipment is utilized, veering toward the top
of the network hierarchy. The mismatch between the bandwidth performance
of the edge and core of the network results in bandwidth bottlenecks and strict
limitations on the system performance. These bandwidth bottlenecks translate
to increased latencies, which are detrimental in these systems.
1.9 Photonic interconnection networks
Photonic interconnection networks offer natural solutions to many of the chal-
lenges associated with scaling the performance of the computing system, from
single-chip multiprocessors, to board-scale processor-memory systems, to full-
scale high-performance computing systems and data centers.
1.9.1 Bandwidth transparency.
Photonic transmission systems offer bandwidth transparency that does not de-
pend on signal frequencies. Photonic components do not consume power per
bit or per distance, in contrast with traditional electrical systems. Furthermore,
these systems extend the bandwidth-distance product of the transmission, allow-
9
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ing more data to be transmitted farther.
1.9.2 Bandwidth scalability.
Photonic interconnection networks enable immense bandwidth scalability offered
by wavelength-division multiplexing, where multiple wavelength-parallel optical
data streams may be transmitted in a single optical wire. Furthermore, these
networks may simultaneously leverage time-division multiplexing, where optical
data streams are combined serially on the same wavelength channel to form higher
aggregate bandwidths. Both of these methods increase bandwidth densities far
beyond what is possible with conventional electrical transmission systems.
1.10 Silicon photonics
Silicon photonics offers many unique advantages that are not present in other
photonic platforms.
1.10.1 Fabrication compatibility.
Sometimes referred to as Moore’s second law, there exists a general trend that
shows that the capital cost of a semiconductor fabrication facility also increases
10
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exponentially over time. Silicon is considered to be the workhorse of the semicon-
ductor industry. If the materials and processes necessary to integrate photonics
with the microelectronic systems are not compatible with standard practices of
the semiconductor industry, the capital cost of the semiconductor fabrication
facility becomes prohibitively high.
Silicon photonics offer this compatibility with standard complementary metal-
oxide-semiconductor fabrication processes, enabling dense integration with ad-
vanced microelectronics. The capability of silicon photonic devices to be inte-
grated in this highly-refined platform, with decades of high-quality development
driven by the microprocessor industry, allows us to think in terms of low-cost
mass-volume production.
1.10.2 Ultra-dense integration.
Silicon photonics has an extraordinarily-high contrast between the refractive in-
dex of the core (as high as 3.5 for crystalline silicon) and the surrounding cladding
(about 1.5 for silicon dioxide). This high refractive index contrast enables optical
modes to be confined and guided by devices with sub-wavelength dimensions.
11
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1.10.3 3D silicon photonics.
As much of this work described extensively, almost all systems based on silicon
photonic technology benefit tremendously from three-dimensional integration of
silicon photonic devices. Part of our work highlights the first-proposed devices,
subsystems, network topologies, and architectures based on high-performance
silicon photonic materials that are capable of being deposited in multiple layers.
These novel and elegant solutions introduce another axis for maximizing the per-
formance of these photonic interconnection networks, by opening up the third
dimension for photonic device integration.
1.10.4 High-performance functionalities.
All of the demonstrated silicon photonic building blocks in this work are shown to
perform better than their electrical counterparts–achieving greater functionality
with more bandwidth and energy efficiency.
1.10.4.1 Microring resonators.
Many of the devices explored in this work leverage the ubiquitous silicon pho-
tonic microring resonator to achieve high-performance operation. Much physical
12
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phenomena being explored in silicon photonics are enhanced by the microring
resonator cavity, leading to much more compact and efficient silicon photonic
devices. Furthermore, the high refractive index contrast in these devices further
reduces the necessary size of these microring resonators.
In the passive state, the microring resonator may act as an efficient wavelength-
selective switch, filter, multiplexer, and demultiplexer, predetermined to add or
drop a target wavelength channel to or from a wavelength-parallel optical data
stream. In the active state, the microring resonator may act as an efficient modu-
lator or switch, selectively directing an optical signal to its target destination. The
microring resonator may simultaneously behave as a passive wavelength-selective
switch and an active photodetector, selecting a single wavelength channel from a
wavelength-parallel optical data stream to be detected. Leveraging the versatility
of the microring resonator, we can form complex silicon photonic systems such
as full-scale photonic interconnection networks.
1.10.4.2 Photonic interconnection networks.
As shown by much of this work, all required functionalities of silicon photon-
ics for photonic interconnection networks have already been demonstrated. This
13
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work first outlines the available toolbox of material systems available to con-
struct functional silicon photonic building blocks. This work then describes the
individual demonstrated functionalities of silicon photonic waveguides, modula-
tors, switches, photodetectors, lasers, and couplers. Furthermore, demonstrations
of silicon photonic links are described, which combine many functionalities to
achieve more complex building blocks.
1.10.4.3 Parametric processing systems.
Furthermore, the nonlinear response in silicon photonic devices is enhanced by the
tight optical mode confinement, enabling new classes of photonic devices perform-
ing parametric processing functionalities. For the first time, these devices may
be integrated together to form more complex components, with the capability of
also being densely integrated with advanced microelectronics. This work presents
several powerful techniques for leveraging these parametric processes, including




The massive bandwidth offered by the dispersion-engineered silicon photonic
waveguides gives rise to high-performance parametric processing functionalities.
These functionalities, enabled by wavelength conversion, wavelength multicast-
ing, and spatial multicasting, offer unprecedented performance using all-optical
processing. As demonstrated in this work, these functionalities can form full-scale
parametric systems such as photonic routers-on-chip (RoCs) for ultra-broadband
high-performance photonic interconnection networks.
1.12 Photonic networks-on-chip
Utilizing the already-refined toolbox of silicon photonic devices that are covered
in this work, we can establish full-scale photonic network-on-chip architectures,
capable of routing terabits-per-second data rates both for intra-chip communica-
tion between chip multiprocessor cores, and inter-chip communication between
the chip multiprocessor and off-chip memory, or between chip multiprocessors.
An example photonic network-on-chip topology that may be leveraged in these
architectures is depicted in Figure 1.1.
15
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Figure 1.1: Eight-Port Non-Blocking Torus Photonic Network-on-Chip -
An eight-port example of a non-blocking torus photonic network-on-chip topology,
which utilizes high-performance silicon photonic building blocks.
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In this work, we investigate many photonic network-on-chip architectures.
We investigate the performance effects on these architectures when accounting
for practical physical-layer parameters extracted from experimental validations.
Furthermore, we propose many novel topologies based on three-dimensional sili-
con photonics, which allows us to make broad performance comparisons between
many types of photonic network-on-chip topologies that have been proposed by
our research group, as well as other research groups.
1.12.1 3D integration with chip multiprocessor and on-
chip memory.
There has been extensive progress made in three-dimensional integration of ad-
vanced microelectronics. This research area attempts to extend the scaling of
Moore’s Law into the third-dimension by physically stacking traditionally-planar
chip layers, maximizing the real-estate of the chip. This integration also decreases
the critical wiring distance between components, shortening the communication
latency. Furthermore, the different planes in the three-dimensional stack can take
on more specialized roles, allowing the integration of dedicated memory planes
which overlay the chip multiprocessor plane for high-capacity local cache.
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Since silicon photonics is compatible with traditional microelectronic fabrica-
tion processes, we envision that it can be monolithically integrated with the chip
multiprocessor and on-chip memory in the three-dimensional stack. This concept
is depicted in Figure 1.2, where we can see an example of a monolithic silicon
stack that leverages the bottom plane for chip multiprocessors, several planes in
the middle for local memory, and the top plane for the photonic interconnection
network. Communication between planes is purely electrical using high-density
through-silicon via technology.
1.12.2 Photonic intra-chip communication between chip
multiprocessor cores.
When a core from a chip multiprocessor wishes to communicate with another core,
it sends the electrical data packet to the photonic plane, where it is converted into
the optical domain using silicon photonic modulators. This optical data packet
is then routed through the photonic network-on-chip to its target destination
using broadband silicon photonic switches. Once at the destination, the optical
data packet is converted back into the electrical domain using photodetectors.
The resulting electrical data packet is subsequently transmitted to the processor
18
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Figure 1.2: Optically-Interconnected Chip Multiprocessor Using Mono-
lithic Silicon Chip 3D Stack - An example of a monolithic silicon stack with
the bottom plane for chip multiprocessors, several planes in the middle for local
memory, and the top plane for the photonic interconnection network, which com-
prises all the silicon photonic devices. Communication between planes is purely
electrical using high-density through-silicon via technology.
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plane where it reaches the target core, and the communication link is complete.
1.12.3 Photonic inter-chip communication between chip
multiprocessor and off-chip memory, or between
chip multiprocessors.
If a chip multiprocessor wishes to communicate with an external component,
such as off-chip memory or another chip multiprocessor, it can use the same pho-
tonic network-on-chip to set up a photonic communication path to the external
photonic interfaces. Single-mode optical fiber may be used to guide the optical
signals between the chips. This concept is illustrated in Figure 1.3, depicting an
example layout of the optically-interconnected chip multiprocessor communica-
tion with off-chip memory on a computing board. This is accomplished when
ultrahigh-bandwidth wavelength-parallel optical data packets are simultaneously
routed between the chip multiprocessor and optically-interconnected memory con-
trollers that are placed in proximity to (or part of) the external memory.
The main advantage of photonic inter-chip communication is that this may be
simply performed with the same aggregate bandwidth as on-chip communication.
The bandwidth transparency of the photonic transmission link completely alle-
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viates the bandwidth bottleneck at the off-chip interface caused by transitional
electronics, closing the processor-memory performance gap. Moreover, this ad-
vantage allows us to think in immensely scalable terms not available to any other
communication platform, with high-performance photonic interconnection net-
works that are capable of interconnecting cores, chips, boards, servers, racks,
clusters, centers, cities, and countries.
1.13 Optically-interconnected high-performance
computing systems
Once we eradicate the bandwidth bottleneck for off-chip communication using
photonic networks-on-chip, it is then natural to construct high-performance com-
puting systems that seamlessly interconnect many chip multiprocessors with high
bandwidth, low latency, and low power consumption. We show in the course of
this work that this may be accomplished using general-purpose high-radix ex-
ternal switches constructed using silicon photonic technology. These silicon pho-
tonic switches are capable of forming both simple and complex network topolo-
gies, as required by the scale of the system, enabling optically-interconnected
high-performance computing systems operating with peta-, exa-, and zetta-scale
21
1. INTRODUCTION
Figure 1.3: Optically-Interconnected Memory Using Monolithic Silicon
Chip 3D Stack - An example layout of an optically-interconnected chip multipro-
cessor communicating with off-chip memory on a computing board. This is accom-
plished when ultrahigh-bandwidth wavelength-parallel optical data packets are si-
multaneously routed between the chip multiprocessor and optically-interconnected
memory controllers that are placed in proximity to (or part of) the external mem-
ory.
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performance and beyond.
1.14 Optically-interconnected data centers
Using the silicon photonic high-radix switches, we are also capable of replacing
much of the bandwidth-limited and power-hungry functionalities at the core of
the data center interconnection network. Using the superior scalability of these
photonic systems, we are able to interconnect much greater number of data center
server racks than possible with traditional electrical interconnection networks.
We further explore the application of three-dimensional silicon photonics for these
photonic interconnection networks, further extending the vast advantages already
offered using this platform.
Furthermore, this work explores the critical building blocks that may be con-
structed using silicon photonic prametric processes for data center networks.
We explore high-performance all-optical solutions that are capable of construct-
ing systems with orders-of-magnitude improvements in bandwidth, latency, and






2.1 Silicon photonic materials
Silicon (Si) can be considered the workhorse of the semiconductor industry. Given
its abundance and versatility, silicon has become the dominant platform for mi-
croelectronic fabrication. As such, any improvements to CMOS microelectronic
chips must be compatible with the silicon materials, devices, and processing. We
discuss here the main CMOS materials with potential applications for integrated
photonics.
2.1.1 Crystalline silicon.
Single-crystalline silicon (c-Si) consists of a perfect lattice of silicon atoms, and
offers the best set of electrical and optical properties for silicon integrated photon-
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ics. Silicon is transparent at the standard telecommunication wavelengths around
λ = 1.55 µm, and has a high refractive index of 3.5 that allows sub-micron-scale
waveguides with very tight bending radii when paired with a silicon dioxide (SiO2)
cladding. The fundamental optical losses in bulk crystalline silicon at λ = 1.55 µm
are dominated by free-carrier absorption (1). Typical p-doped SOI wafers have a
concentration of 1015 cm−3 holes, generating a fundamental material propagation
loss of 0.026 dB/cm from this effect. Experimentally, the waveguide propagation
loss is higher due to scattering and absorption at the waveguide sidewalls, though
insertion loss values as low as 1.7 dB/cm have been demonstrated (2). Electrons
and holes also induce a small change in the refractive index of silicon, which can
be harnessed as an efficient and effective way to modulate and route light on chip
(3, 4).
Unfortunately crystalline silicon can only be grown from another silicon crys-
tal, making it impossible to deposit in this state, and typically limiting the optical
devices to a single layer. Most research in the area of silicon photonics thus relies
on a custom version of SOI where a ∼ 0.25 µm crystalline silicon device layer is
transferred onto a thick buried silicon dioxide optical buffering layer on top of a
bulk silicon substrate. The SOI process typically raises the cost of a wafer by at
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least an order of magnitude, and limits the architecture to a single optical layer
of waveguides and other devices.
2.1.2 Polycrystalline silicon.
Polycrystalline silicon (polysilicon, or poly-Si) is commonly found in CMOS fab-
rication as a gate material for transistors. However, it is also capable of being
deposited as an electrically-conductive light-guiding material. Polycrystalline sil-
icon does not have a homogeneous crystalline structure, but instead consists of
crystalline grains separated by thin disordered grain boundaries. The size of the
crystalline grains and the nature of the grain boundaries have a significant effect
on the optical and electrical material properties, and are controllable by the fab-
rication conditions. Optically, the grain boundaries scatter and absorb light and
cause propagation losses. Electrically, the grain boundaries impede the flow of
electrons and holes. Hence, having larger grains (fewer grain boundaries) in the
material optimizes both the optical and electrical properties. Experimentally, the
minimum demonstrated waveguide propagation loss is 6.45 dB/cm (5).
Although for many applications the electrical properties of polycrystalline sil-
icon are inferior to crystalline silicon, the grain boundaries reduce the free-carrier
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lifetime, which can be advantageous for some devices. The effective free-carrier re-
combination time has been demonstrated to be τfc ≈ 100ps (6), or approximately
four times faster than comparable devices in crystalline silicon. Additionally, it
has been shown the polycrystalline silicon can be used as a moderately absorbing
material for photodetectors (7).
2.1.3 Silicon nitride.
Although polycrystalline silicon may be used for electrically active devices, the
propagation losses are intolerable over centimeter-scale distances. Alternatively,
we consider silicon nitride (Si3N4), another CMOS-compatible material capa-
ble of being deposited, with a refractive index near 2 at λ = 1.55 µm. Micro-
electronic processing typically uses silicon nitride as a masking layer. Although
silicon nitride is not useful for making electrically-active devices, its high refrac-
tive index, compared to silicon dioxide, still allows for high confinement sub-
micrometer waveguides. More importantly, silicon nitride waveguides have been
demonstrated with 0.1 dB/cm propagation loss around λ = 1.55 µm (in loosely-
confined (8) or multi-mode (9) waveguides). This represents approximately an
order of magnitude lower propagation loss compared to crystalline silicon waveg-
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uides, making it an ideal candidate for waveguides in a deposited material.
2.1.4 Amorphous silicon.
Hydrogenated amorphous silicon (a-Si:H) is another deposited material that can
be used for waveguides. The refractive index (3.5) and waveguide propagation
loss (2–3 dB/cm) are comparable to crystalline silicon, but the propagation loss
can increase dramatically with time and/or temperature if hydrogen diffuses out
(10), making it a less stable material than silicon nitride.
2.1.5 Germanium.
Photodetectors require a material that absorbs light at the wavelength of interest.
Germanium (Ge) is an available CMOS material used to create strained silicon
transistors and SiGe alloy heterojunction bipolar transistors. Germanium is an
indirect-bandgap material whose 0.8-eV direct-band transition enables strong ab-
sorption for λ ≤ 1.55 µm, and strain can be used to extend absorption to longer
wavelengths. The primary challenge for germanium integration is the 4% lattice
mismatch with silicon, which makes it difficult to grow high-quality germanium
material (11). Polycrystalline germanium can also be used as a lower-quality
photodetector material that is easier to integrate (12).
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Chapter 3
Silicon Photonic Building Blocks
3.1 Waveguides
3.1.1 Crystalline silicon waveguides.
The waveguide is the most basic silicon photonic component, used to carry high-
speed optical data from one point to another (13, 14). In recent years, crys-
talline silicon waveguides with sub-micrometer dimensions have been almost the
exclusive choice for photonic links. Crystalline silicon photonic waveguides are
capable of transporting wavelength-parallel optical data with terabit-per-second
data rates across the entire chip (14). Moreover, these waveguides can be bent
(14, 15), crossed (15, 16, 17, 18), and coupled (13), creating regions where the
optical signal can be passed from one waveguide to another.
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3.1.1.1 1.28-Tb/s optical data stream through crystalline silicon waveg-
uide.
Our first experimental demonstration of transmitting high-speed optical data
through these crystalline silicon waveguides included successfully launching a
1.28-Tb/s optical data stream, comprising 32 wavelength channels each modu-
lated at 40 Gb/s, into a 5-cm-long crystalline silicon waveguide (14). This length
of the demonstrated waveguide is sufficiently large to route an optical signal any-
where on chip, with a given chip edge typically not exceeding 2 cm, using any
photonic network topology. The single-mode waveguide explored in this work was
520-nm wide and 220-nm tall, and exhibited 24 90◦-bends with 6.5-µm bending
radii.
During the 1.28-Tb/s demonstration, we observed open output eye diagrams
for each wavelength channel in the optical data stream. We then characterized
the inter-channel crosstalk by launching a varying number of wavelength channels
from one to 24, each modulated at 10 Gb/s, and quantifying the resulting signal
degradation on one of the wavelength channels, with power penalty ranging from
0.6 to 3.3 dB, respectively. Furthermore, we quantified the effects of SPM in these
waveguides, previously observed using short optical pulses (19), by launching a
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single wavelength channel modulated at 10 Gb/s, and varying the input peak
optical power up to 7 dBm, demonstrating at least a 13-dB optical power margin
with no increase in power penalty.
These demonstrations were significant because we demonstrated experimen-
tally that these crystalline silicon waveguides:
• Have the ability to successfully transmit high-speed optical data, at least
as high as 40 Gb/s per wavelength channel, anywhere on chip.
• Can contain many bends without adding significant signal degradation, giv-
ing us the ability to construct complex photonic network topologies.
• Exhibit an enormous amount of usable bandwidth that we can leverage
to transmit a massive amount of optical data by scaling the data rate or
increasing the wavelength parallelism.
• Support wavelength-parallel transmission methodically scalable to multi-
terabit-per-second aggregate data rates.
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3.1.1.2 Crystalline silicon waveguide crossings.
Waveguide crossings are generally an inherently unavoidable part of complex
PICs, which are utilized by every integrated photonic interconnection network.
One significant limitation of crystalline silicon waveguides, common to all high-
index-contrast material systems, is that physical crossings of waveguides result
in significant insertion losses when considering a full-scale interconnection net-
work (20). These insertion losses come from the fact that any abrupt directional
changes in dielectric waveguides causes mode conversion into unguided modes,
translating to radiation losses (15). Ideally, the optical signal at a waveguide
crossing is transmitted forward without optical power escaping sideways into
other waveguides (in form of crosstalk), reflecting back at the interface (in form
of back-reflection), or dissipating into the substrate.
Significant research efforts have been employed to minimize these losses. Using
waveguide broadening to expand the waveguide mode, combined with a double-
etch technique to locally reduce the refractive index contrast, waveguide crossing
insertion loss as low as 0.16 dB/crossing has been experimentally demonstrated,
with crosstalk below –40 dB (16). Using adiabatic tapers to couple the funda-
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mental mode to two lowest-order even modes, combined with the MMI method,
waveguide crossing insertion loss as low as 0.12 dB/crossing was proposed and
simulated, with crosstalk below –40 dB, and back-reflection about –45 dB (17).
Finally, using short non-adiabatic tapers to excite the appropriate ratio of the
fundamental and third mode, combined with periodically-matched multi-mode
focusing, waveguide crossing insertion loss as low as 0.045 dB/crossing was pro-
posed and simulated, with crosstalk between –35 and –40 dB dB (18).
Even with a 0.045-dB/crossing insertion loss, crystalline silicon waveguide
crossings add significant power limitations when multiplied by tens, hundreds,
or even thousands of instances. This is potentially a major limitation for the
complexity and scalability of integrated photonic interconnection networks.
3.1.2 Silicon nitride waveguides and waveguide crossings.
In contrast to cystalline silicon waveguides, deposited silicon nitride waveguides
introduce myriad potential advantages for integrated photonics, many of which
are yet to be explored. Recent efforts have placed silicon nitride waveguides as the
carrier medium in high-speed communication links, with the vision of monolithic
integration of high-performance photonic and electrical elements using standard
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CMOS processes (21). Unlike crystalline silicon, silicon nitride can be deposited
in multiple layers, analogous to electronic wiring. This multi-layer integration
has the potential to eliminate in-plane waveguide crossing losses, as waveguide
crossings may now be performed entirely out of plane.
3.1.2.1 1.28-Tb/s optical data stream through silicon nitride waveg-
uide.
To experimentally demonstrate the transmission of high-speed optical data through
deposited silicon nitride waveguides, we have successfully launched a 1.28-Tb/s
optical data stream, comprising 32 wavelength channels each modulated at 40
Gb/s, into a 4.3-cm-long deposited silicon nitride waveguide (22). Here, the
single-mode waveguide was 1,800-nm wide and 750-nm tall.
Our first experiment consisted of launching all 32 wavelength channels en-
coded with the 1.28-Tb/s optical data stream into the waveguide, recording eye
diagrams and measuring power penalty for four of the 32 wavelength channels
at the output. Open eye diagrams and a uniform 0.58-dB power penalty were
observed for all four wavelength channels.
To characterize the inter-channel crosstalk, we then varied the number of
wavelength channels that are launched into the waveguide from one to 32, each
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modulated at 40 Gb/s. Again, we observed open output eye diagrams, and
quantified the resulting signal degradation on one of the wavelength channels,
demonstrating a constant 0.65-dB power penalty in each configuration.
These demonstrations were significant because we demonstrated experimen-
tally that these silicon nitride waveguides have all the advantages of crystalline
silicon waveguides, as well as:
• Have the ability to be deposited, giving us the ability to deposit high-quality
silicon photonic waveguides in both front- and back-end processes.
• Exhibit no inter-channel crosstalk dependence due to the severely reduced
susceptibility to nonlinear effects such as TPA, and the resulting FCA and
FCD (9, 23).
3.1.3 Inter-channel crosstalk in crystalline silicon and sil-
icon nitride waveguides.
The latter point in section 3.1.2.1 concerning the inter-channel crosstalk is cru-
cial when considering an optical transmission system leveraging wavelength paral-
lelism for bandwidth scalability. Figure 3.1 summarizes the inter-channel crosstalk
experimental results from section 3.1.1.1 and 3.1.2.1, comparing the power penalty
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for crystalline silicon (14) and silicon nitride (22) waveguides, respectively. Here,
we observe that for a signal consisting of one wavelength channel, the power
penalty is low and similar for the two material systems. As we increase the num-
ber of utilized wavelength channels, the power penalty for the crystalline silicon
waveguide increases dramatically, while remaining constant for the silicon nitride
waveguide all the way up to 32 wavelength channels. As mentioned in section
3.1.2.1, the silicon nitride waveguide exhibits this low inter-channel crosstalk de-
pendence due to the severely reduced susceptibility to nonlinear effects in this
material system, allowing us to methodically scale the number of wavelength
channels without degrading the signal integrity of other wavelength channels in
the optical data stream.
3.2 Modulators
3.2.1 Crystalline silicon modulators.
The electro-optic modulator is a critical device that enables high-speed conversion
from an electrical signal to an optical signal, typically encoding data on a single
wavelength channel that can be combined with other optical signals through
wavelength parallelism, forming a cohesive wavelength-parallel optical signal. A
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Figure 3.1: Power Penalty for Waveguide Inter-Channel Crosstalk - Inter-
channel crosstalk experimental results from section 3.1.1.1 and 3.1.2.1, comparing
the power penalty for crystalline silicon (14) and silicon nitride (22) waveguides,
respectively.
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key contribution of power consumption in the modulator is the SERDES, which
are used to convert data rates from the chip clock rate to higher modulation rates.
Due to their compact size, high speed, and low energy dissipation, the crys-
talline silicon microring resonator electro-optic modulators have been the primary
considerations in most recent efforts proposing chip-scale photonic interconnec-
tion networks (24, 25, 26, 27, 28). Recent experimental validations have produced
these devices with microring resonator diameters as low as 3 µm (29), modulation
rates as high as 18 Gb/s (3), driving voltages as low as 150 mVPP (30), and in
the microdisk resonator configuration, energy dissipation as low as 3 fJ/bit (31).
3.2.1.1 Comparative performance analysis of crystalline silicon mi-
croring resonator modulator with modulation rate up to 12.5
Gb/s.
One crystalline silicon microring resonator electro-optic modulator presented in
our experimental work comprised a microring resonator configured as a PIN car-
rier injection device (32, 33, 34). The microring resonator had a 12-m diameter,
optical quality factor of about 10,000, and was coupled to a straight waveguide
with input and output ports, as depicted in Figure 3.2. The waveguides were
450-nm wide and 260-nm tall. The waveguide of the microring had a 50-nm slab
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that was doped to form the PIN diode structure, with nickel silicide for the elec-
trical contacts. The crystalline silicon modulator was fabricated using EBL and
RIE (35).
Figure 3.2: Crystalline Silicon Microring Resonator Electro-Optic Mod-
ulator - Top-view scanning-electron-microscope (SEM) image of the crystalline
silicon microring resonator electro-optic modulator.
During standard operation of this device, an NRZ OOK modulation signal is
electro-optically encoded onto a wavelength channel when an incoming CW source
passes in and out of a shifting resonance of the microring resonator. When the
resonance of the microring resonator is tuned onto the wavelength of the incoming
signal, the light is coupled into the microring resonator, corresponding to a logical
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0 bit. When the resonance of the microring resonator is tuned away from the
wavelength of the incoming signal, the signal bypasses the microring resonator
and leaves on the output port, corresponding to a logical 1 bit. The resonance
shift is induced by the plasma-dispersion effect from injecting and extracting
electrical carriers through the PIN diode, which is integrated into the microring
resonator. To achieve high modulation rates that are typically limited by carrier
lifetimes, the modulator is driven using a pre-emphasis method (3).
Using this device, we have experimentally demonstrated error-free operation
of a silicon microring resonator electro-optic modulator for modulation rates up
to 12.5 Gb/s, and drew a comparison of this device with a commercial LiNbO3
electro-optic MZM (32, 33).
As depicted in Figure 3.3, the experimental setup for characterizing the mod-
ulation rate dependence of the silicon microring modulator involved a TL source
generating a CW 1565-nm lightwave that was coupled on chip using a tapered
fiber. The lightwave was then modulated on chip using the microring resonator,
which was driven by a PPG generating a 27–1 PRBS, followed by a pre-emphasis
circuit. Off chip, the signal passed through an EDFA, a tunable grating filter (λ),
and a VOA. The signal was received by a high-speed PIN-TIA receiver followed
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by an LA, and was evaluated using a BERT. Both the PPG and the BERT were
synchronized to the same clock. Using a power tap, a CSA was used to examine
the temporal response of the signal before the receiver. PCs were used through-
out the setup. We actively modulated the microring resonator with a 2.5-VPP
electrical signal with about a 1-V voltage bias.
Figure 3.3: Experimental Setup with Silicon Microring Resonator Mod-
ulator - Experimental setup for characterizing the performance of the silicon mod-
ulator for modulation rates between 5 and 12.5 Gb/s.
As illustrated in Figure 3.4, the experimental setup for comparing the per-
formance of the silicon modulator with a commercial LiNbO3 electro-optic MZM
was similar to the aforementioned experimental setup, except the modulation
occurred off chip using the LiNbO3 modulator, before the optical signal was cou-
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pled on chip. Once on chip, this modulated signal passed by the silicon microring
resonator off resonance.
Figure 3.4: Experimental Setup with Commercial LiNbO3 Mach-
Zehnder Modulator - Experimental setup for comparative analysis of the silicon
modulator using a commercial LiNbO3 Mach-Zehnder electro-optic modulator.
We first evaluated the silicon modulator at varying modulation rates by ex-
amining the output modulation temporal response. This was accomplished by
setting the clock rate to 5, 7.5, 10, and 12.5 GHz, electrically driving the silicon
modulator with 5-, 7.5-, 10-, and 12.5-Gb/s NRZ OOK data. The electro-optic
response of the silicon modulator then encoded the incoming light with the elec-
trical data. Once that data signal left the chip, the eye diagrams of the optical
signals were measured, as depicted in Figure 3.5. The resulting eye diagrams
show clear openings, and degrade as we drive the modulator at higher modu-
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lation rates, resulting from electrical carrier lifetime limitations as well as the
transient response of the microring resonator and the closing of the temporal
window. The pre-emphasis circuit to enable carrier injection and extraction was
optimized separately for each modulation rate.
Figure 3.5: Output Eye Diagrams Using Microring Resonator Modu-
lator - Experimentally-measured temporal responses of varying modulation rates
for the silicon microring resonator electro-optic modulator as well as a commercial
LiNbO3 electro-optic MZM. Output eye diagrams for the 5-, 7.5-, 10-, and 12.5-
Gb/s modulation rates using the silicon modulator, and 5-, 7.5-, 10-, 12.5-Gb/s
modulation rates using the LiNbO3 modulator.
For each modulation rate configuration of the silicon modulator, we performed
BER measurements of the resulting optical data signal leaving the chip, shown in
Figure 3.6. We first observed error-free operation (defined as having BERs less
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than 10−12) for each configuration. Subsequently, BER curves were recorded for
the 5-, 7.5-, 10-, and 12.5-Gb/s modulation rates. The experimentally-measured
BER curves confirm the signal integrity degradation as the modulation rate is
increased.
We then compared the performance of the silicon modulator with a commer-
cial LiNbO3 electro-optic MZM at varying modulation rates. This was accom-
plished by setting the clock rate to 5, 7.5, 10, and 12.5 GHz, electrically driving
the LiNbO3 modulator with 5-, 7.5-, 10-, and 12.5-Gb/s data. The electro-optic
response of the LiNbO3 modulator then encoded the incoming light with this
data. The resulting optical data signal was then inserted into the silicon chip,
bypassing the microring resonator. Once the data signal left the silicon chip,
the eye diagrams of the optical signal were evaluated, as depicted in Figure 3.5.
The resulting eye diagrams show clear openings, and degrade as we drive the
modulator at higher modulation rates, resulting mostly from the closing of the
temporal window. The modulation bias was optimized for each configuration.
For each modulation rate configuration of the LiNbO3 modulator, we performed
BER measurements of the resulting optical data signal leaving the silicon chip,
shown in Figure 3.6. We observed error-free operation for each modulation rate,
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Figure 3.6: Bit-Error-Rate Curves Using Silicon Microring Resonator
and Commercial LiNbO3 Mach-Zehnder Modulators - Experimentally-
measured system-level performance characterizations of the silicon microring res-
onator electro-optic modulator for modulation rates between 5 and 12.5 Gb/s.
Bit-error-rate curves for an optical signal encoded using the silicon modulator, as
well as a commercial LiNbO3 Mach-Zehnder electro-optic modulator, for 5-, 7.5-,
10-, and 12.5-Gb/s modulation rates.
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and subsequently recorded BER curves for the 5-, 7.5-, 10-, and 12.5-Gb/s modu-
lation rates. Again, the experimentally-measured BER curves confirm the signal
integrity degradation as the modulation rate is increased.
To draw a system-level functional comparison between the two modulators,
the BER curves measured for the LiNbO3 modulator were set as the back-to-back
cases for the BER curves measured for the silicon modulator at each modulation
rate. The resulting power penalties of the operation of the silicon modulator
compared to the LiNbO3 modulator are 1.2, 1.65, 3.15, and 5.4 dB for 5-, 7.5-,
10-, and 12.5-Gb/s modulation rates, respectively, at the BER of 10−9, as depicted
in Figure 3.7. Much of these power penalties may be further improved with more
optimal pre-emphasis configurations for each modulation rate, as well as closer
integration of the electrical driving circuit with the silicon modulator.
Using BER and power penalty characterizations, we have demonstrated a sil-
icon microring resonator electro-optic modulator with error-free transmission for
modulation rates up to 12.5 Gb/s. We observed the effects on signal integrity with
a varying modulation rate, quantifying the relationship between modulation rate
and system-level performance. We then performed a system-level comparative
analysis of the silicon modulator using a commercial LiNbO3 electro-optic MZM.
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Figure 3.7: Power Penalty Using Silicon Microring Resonator Modulator
Compared to Commercial LiNbO3 Mach-Zehnder Modulator - Resulting
power penalty associated with the operation of the silicon modulator compared to
the LiNbO3 modulator for modulation rates between 5 and 12.5 Gb/s.
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These demonstrations were significant because we demonstrated experimentally
that these silicon microring resonator electro-optic modulators:
• Possess a flexible range of modulation rates, shown here with error-free
operation up to 12.5 Gb/s.
• Already have comparable performance to commercial alternatives, espe-
cially for lower modulation rates, at this experimental stage. Further op-
timizations can be applied to the silicon modulator, such as developing a
more efficient pre-emphasized electrical driving signal (3), to close (and even
potentially exceed) this performance gap.
• Offer a direct trade-off between modulation rate and signal integrity, which
can be optimized to maximize system-level performance for any integrated
photonic interconnection network.
3.2.1.2 Long-haul transmission using crystalline silicon microring res-
onator modulator with bandwidth-distance product up to 1
Tb-km/s.
Silicon photonics is slated to deliver orders-of-magnitude performance improve-
ments in both bandwidth and power consumption by interconnecting chip-scale
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high-performance computing systems and memory access networks, as well as
augmenting data center interconnection networks. Until recently, the function-
alities of silicon photonics for medium- and long-haul optical communications
remained largely unexplored. To close this gap, we have presented the first exper-
imental demonstration of an error-free (less than 10−12 BERs), long-haul (up to
80-km) transmission using the high-speed (up to 12.5-Gb/s) and compact (12-µm
diameter) silicon microring modulator described in section 3.2.1.1, demonstrating
a bandwidth-distance product up to 1,000 Gb-km/s (32, 34).
In order to inspect the signal integrity degradation induced by chromatic dis-
persion effects, a lightwave was modulated on chip using the microring resonator,
as depicted in Figure 3.8. Off chip, the signal passed through an EDFA and a
tunable grating filter (λ) before passing through varying lengths of SSMF, set to
1-, 2-, 5-, 10-, 15-, 40-, 60-, and 80-km lengths, as well as the 0-km back-to-back
case bypassing the optical fiber. After leaving the optical fiber, the signal traveled
through a VOA, was received by a high-speed PIN-TIA receiver followed by a LA,
and was evaluated using a BERT. Similar to the experimental setup described in
section 3.2.1.1, both the PPG and the BERT are synchronized to the same clock,
which was now set to either 10 or 12.5 GHz. Using a power tap, a CSA was used
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to examine the temporal response of the signal before the receiver. Here, the
pre-emphasis circuit was optimized for each modulation rate, and was then kept
constant for the varying transmission configurations of propagation distance.
Figure 3.8: Experimental Setup with Silicon Microring Resonator Mod-
ulator and Standard Single-Mode Optical Fiber - Experimental setup for
propagating an optical signal encoded using the silicon modulator through varying
lengths of standard single-mode optical fiber, between 0 and 80 km, for modulation
rates between 10 and 12.5 Gb/s.
Using the experimental setup depicted in Figure 3.8, we studied the signal in-
tegrity degradation induced by the chromatic dispersion effects caused by varying
propagation distances through SSMF, resulting from the induced chirp in the sil-
icon modulator. We first transmitted a 10-Gb/s modulated signal through SSMF
lengths of 0, 1, 2, 5, 10, 15, 40, 60, and 80 km, inducing proportional amounts
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of chromatic dispersion. The eye diagrams of the resulting optical signals were
evaluated for each configuration, as depicted in Figure 3.9. The eye diagrams
show clear openings, and remain relatively unchanged for optical fiber lengths up
to 15 km. The eye diagrams subsequently begin to lose temporal window and
display increased noise after 40-km propagation distances, as dispersion effects
become more distinct, displaying noticeable degradation at 60 and 80 km. To
evaluate this dependence of the signal integrity degradation on modulation rate,
the silicon modulator was subsequently evaluated at a 12.5-Gb/s modulation rate
for the 0- and 80-km optical fiber lengths, as depicted in Figure 3.9. After this
80-km transmission, the eye diagram of the resulting optical signal is evaluated.
Again, the eye diagram shows noticeable degradation from the induced chromatic
dispersion.
We then quantified the signal integrity degradation caused by the chromatic
dispersion effects induced by long-haul propagation using BER measurements at
varying propagation distances through SSMF. We performed BER measurements
at the 10-Gb/s modulation rate for each propagation distance configuration, as
shown in Figure 3.10. For each configuration, error-free operation was initially
observed. BER curves were then recorded for the 0-, 1-, 2-, 5-, 10-, 15-, 40-, 60-,
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Figure 3.9: Output Eye Diagrams Using Silicon Microring Resonator
Modulator and Standard Single-Mode Optical Fiber - Experimentally-
measured temporal responses of varying propagation distances through standard
single-mode optical fiber of an optical signal encoded using the silicon microring
resonator electro-optic modulator. Output eye diagrams for the 0-, 1-, 2-, 5-, 10-,
15-, 40-, 60-, and 80-km propagation distances for 10-Gb/s modulation rates, as




and 80-km propagation distances 3.10.
Setting the configuration bypassing the SSMF as the back-to-back case, the
measured power penalty was recorded for each propagation distance, as shown in
Figure 3.11. Compared to the 0-km propagation distance, the measured power
penalties remained constant at 0 dB for all propagation distances up to 40 km,
and are 0.6- and 2.5-dB for propagation distances of 60 and 80 km, respectively,
at the BER of 10−9. Using the chromatic dispersion for a given propagation
distance characteristic of the SSMF employed in these measurements, which is
about 17 ps/(nm-km) at the 1565-nm operating wavelength, the measured power
penalties remain constant at 0 dB for all induced chromatic dispersions up to 680
ps/nm, and are 0.6 and 2.5 dB for induced chromatic dispersions of 1,020 and
1,360 ps/nm, respectively, at the BER of 10−9.
We then recorded BER curves at the 12.5-Gb/s modulation rate for the 0-
and 80-km propagation distances, as shown in Figure 3.10. Once again, setting
the configuration bypassing the SSMF as the back-to-back case produces a 2.5-dB
power penalty, as shown in Figure 3.11.
The measured power penalty for each bandwidth-distance product configura-
tion is then determined, producing power penalties that, for the 10-Gb/s modu-
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Figure 3.10: Bit-Error-Rate Curves Using Silicon Microring Resonator
Modulator and Standard Single-Mode Optical Fiber - Experimentally-
measured system-level performance characterizations of varying propagation dis-
tances through standard single-mode optical fiber of an optical signal encoded
using the using the silicon microring resonator electro-optic modulator. Bit-error-
rate curves for 0-, 1-, 2-, 5-, 10-, 15-, 40-, 60-, and 80-km propagation distances
for 10-Gb/s modulation rates, as well as 0- and 80-km propagation distances for
12.5-Gb/s modulation rates, using the silicon modulator.
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Figure 3.11: Power Penalty Using Silicon Microring Resonator Modu-
lator and Standard Single-Mode Optical Fiber - Resulting power penalty
associated with propagating the optical signal encoded using the silicon modulator
through varying lengths of standard single-mode optical fiber for 10-Gb/s modu-
lation rate.
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lation rate, remain constant at 0 dB for all bandwidth-distance products up to
400 Gb-km/s, and are 0.6 and 2.5 dB for bandwidth-distance products of 600
and 800 Gb-km/s, respectively. For the 12.5-Gb/s modulations rate, the data
signal incurs a 2.5-dB power penalty for the 1,000 Gb-km/s bandwidth-distance
product. These experimental results are summarized in Figure 3.12.
Figure 3.12: Summary of Results Using Silicon Microring Resonator
Modulator and Standard Single-Mode Optical Fiber - Summary of
experimentally-measured results for varying propagation distances through stan-
dard single-mode optical fiber, induced chromatic dispersions, and bandwidth-
distance products, of an optical signal encoded using the using the silicon microring
resonator electro-optic modulator for modulation rates between 10 and 12.5 Gb/s.
We have experimentally demonstrated error-free long-haul transmission of
optical signals modulated using the silicon modulator, obtaining a bandwidth-
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distance product up to 1,000 Gb-km/s with an 80-km propagation distance and
12.5-Gb/s modulation rate. We characterized the effects of the induced chromatic
dispersion on signal integrity, measuring less than a 1-dB power penalty for optical
signals modulated at 10 Gb/s and propagated through 60 km of SSMF. We also
reported the resulting power penalties for varying propagation distances up to 80
km, induced chromatic dispersions up to 1360 ps/nm, and bandwidth-distance
products up to 1,000 Gb-km/s.
Quantifiable performance metrics extracted from experimental validation of
silicon photonic devices aid in determining the functionality that these devices
perform in large-scale photonic network architectures. These demonstrations were
significant because we demonstrated experimentally that these silicon microring
resonator electro-optic modulators also:
• Are truly versatile silicon photonic devices, capable of enabling high-performance
transmission for a wide range of short-, medium-, and long-haul applica-
tions.
• Offer high-quality transmission in potential applications ranging from chip-
scale high-performance computing systems, memory access networks, data
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center interconnection networks, and even telecommunication networks.
3.2.2 Crystalline silicon microring resonator electro-optic
modulator arrays.
At the photonic transmission part of each communication node, the integrated
photonic interconnection networks leverage arrays of modulators to maximize the
total transmitted bandwidth by maximizing wavelength parallelism. As depicted
in Figure 3.13, each modulator in the array corresponds to a specific wavelength
channel. At the input side of the modulator array, wavelength-parallel CW light is
injected, corresponding to each wavelength channel utilized by the photonic trans-
mitter. As this light propagates through the modulator array, each wavelength
channel is selectively encoded with data by a corresponding modulator—each
modulator is tuned to modulate one target wavelength channel. At the output
side of the modulator array, the resulting wavelength-parallel optical data stream




Figure 3.13: Crystalline Silicon Microring Resonator Modulator Array
- Crystalline silicon microring resonator electro-optic modulator array formed by
concatenating multiple modulators in series. Each modulator in the array corre-
sponds to a specific wavelength channel. Wavelength-parallel continuous-wave light
is injected at the input. Each wavelength channel is selectively encoded with data
by a corresponding modulator. Resulting wavelength-parallel optical data stream
is extracted at the output.
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3.2.2.1 4×4-Gb/s crystalline silicon microring resonator electro-optic
modulator array.
The first experimental demonstration showing the potential feasibility of the sil-
icon microring resonator electro-optic modulator array individually tested four
modulators arranged in an array configuration (36), similar to the one depicted
in Figure 3.13. In this experiment, each modulator was consecutively driven with
a 4-Gb/s electrical signal, producing four corresponding optical signals that were
verified by examining the resulting output eye diagrams. Furthermore, the mod-
ulators were tested for inter-channel crosstalk, which was deemed to be negligible
for the demonstrated wavelength channel separation of 1.3 nm.
The aforementioned modulator array comprised four microring resonators con-
figured as PIN carrier injection devices (36, 37). The microring resonators were
designed to have 4.98-, 5.00-, 5.02-, and 5.04-µm diameters, corresponding to an
even wavelength channel spacing of 3.6 nm, with optical quality factors of about
20,000. The waveguides were 450-nm wide and 200-nm tall, with a 50-nm slab
layer that was doped to form the PIN diode structures.
The subsequent experimental demonstration with this modulator array show-
cased full translation, between four 4-Gb/s spatially-parallel electrical signals and
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four 4-Gb/s wavelength-parallel optical signals, by driving all four modulators si-
multaneously (37). Here, error-free operation was observed for all four 4-Gb/s
wavelength channels out of the 16-Gb/s data stream, and Q-factor extrapolations
were performed for each wavelength channel, ranging from 7.9±0.61 to 10.3±2.07.
To quantify the inter-channel crosstalk, the THD was measured for a modulator in
both the single- and four-modulator configurations. For the relevant frequencies,
the THD in both cases is less than 1%, and the additional modulators induced
an average increase in the THD of only 0.036%.
The conclusions that are drawn from these experimental demonstrations are
that these silicon microring resonator electro-optic modulator arrays:
• Are methodically scalable in the number of utilizable wavelength channels
in the wavelength-parallel optical data stream, simply with the addition of
more modulators in the array.
• Offer superior resilience to optical signal distortions caused by inter-channel
crosstalk when scaling the number of utilized wavelength channels.
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3.2.2.2 4×12.5-Gb/s crystalline silicon microring resonator electro-
optic modulator array.
Another experimental demonstration showcased a silicon microring resonator
electro-optic modulator array with four modulators, each encoded with 12.5-
Gb/s data (35). The modulators in this array were similar to the one presented
in sections 3.2.1.1 and 3.2.1.2, with specified radius offsets of 20, 40, and 60
nm, corresponding to wavelength channel spacing of 3±1 between the operating
wavelengths of 1550.0 and 1561.2 nm. Output optical eye diagrams were recorded,
with extracted quality factors estimated at 7.58, 7.36, 8.64, and 9.80, for the four
modulators in the array.
The main conclusion that is drawn here is that these silicon microring res-
onator electro-optic modulator arrays also:
• Offer practical bandwidth scalability by increasing the modulation rate of
each individual modulator. It is not unreasonable to envision similar mod-
ulator arrays with modulators each operating at 18 Gb/s (3), or more.
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3.2.2.3 Inter-modulation crosstalk in crystalline silicon microring res-
onator electro-optic modulator arrays.
The number of utilized wavelength channels in the photonic transmission system
has a large dependence on the spectral density of these wavelength channels. Since
each modulator in the modulator array only affects a single target wavelength
channel, this alleviates the necessity of spectrally demultiplexing and multiplex-
ing each wavelength channel for independent modulation. However, since the
microring resonator modulator encodes the optical data by shifting its resonance
in and out of the target wavelength channel, neighboring wavelength channels will
suffer from inter-modulation crosstalk when the wavelength channel separation is
sufficiently small.
Using the device presented in sections 3.2.1.1 and 3.2.1.2, we have experi-
mentally characterized and quantified the effects of inter-modulation crosstalk
in the modulator array (38). This was accomplished by generating an off-chip
3.5-Gb/s externally-modulated optical signal using a commercial LiNbO3 electro-
optic MZM, and combining it on chip with the microring resonator modulator
encoded with 3.5 Gb/s data, representing two consecutive wavelength channels in
the optical data stream. By tuning the wavelength of the externally-modulated
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optical signal, we were able to selectively vary the separation between these two
wavelength channels, and subsequently quantify the resulting signal distortion
effects using power penalty measurements.
The results showed that there was no added power penalty due to inter-
modulation crosstalk when the externally-modulated optical signal was placed as
close as 50 GHz above, and 100 GHz below, the wavelength channel encoded using
the microring resonator modulator (38). This asymmetry corresponds to the blue
shift of the resonance induced by the plasma-dispersion effect from injecting and
extracting electrical carriers through the PIN diode integrated into the microring
resonator of the modulator. When this externally-modulated optical signal was
placed 25 GHz above the second wavelength channel, there was a corresponding
0.74-dB power penalty caused by inter-modulation crosstalk. At 50 GHz below,
this corresponding power penalty increased sharply to 2.47 dB.
To avoid signal distortion effects caused by inter-modulation crosstalk, the
wavelength channel spacing, ∆λ, corresponds to either the zero-power-penalty
threshold below, ∆λBelow, or above, ∆λAbove, the measured wavelength channel,
whichever value is greater. That is:
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If ∆λBelow ≥ ∆λAbove, ∆λ = ∆λBelow (3.1)
If ∆λBelow < ∆λAbove, ∆λ = ∆λAbove (3.2)
Combining the aforementioned experimental results with Equations 3.1 and
3.2, we note that ∆λBelow=100 GHz and ∆λBelow=50 GHz. Since ∆λBelow <
∆λAbove, ∆λ=100 GHz, or ∆λ ≈ 0.8 nm at λ=1,550 nm, the operating wave-
length. Further following Equations 3.1 and 3.2, the total utilized bandwidth in
this wavelength-parallel system, ∆λTotal, given the maximum number of utilized
wavelength channels, λMax, is described by:
If ∆λBelow ≥ ∆λAbove, ∆λTotal = (λMax ×∆λBelow) + ∆λAbove (3.3)
If ∆λBelow < ∆λAbove, ∆λTotal = (λMax ×∆λAbove) + ∆λBelow (3.4)
The conclusions that are drawn here are that these silicon microring resonator
electro-optic modulator arrays:
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• Have a large dependence on inter-modulation crosstalk, arising from in-
creasing the spectral density of the utilized wavelength channels, and sub-
sequently reducing the wavelength channel spacing.
• Are capable of operating without any added optical signal distortion with
100-GHz wavelength channel spacing, which is about 0.8-nm at the 1,550-
nm operating wavelength. Photonic transmission systems that are able to
account for some signal distortion from inter-modulation crosstalk may fur-
ther benefit from decreasing this wavelength channel spacing and increasing
the number of utilized wavelength channels.
3.2.2.4 Bandwidth scalability of crystalline silicon microring resonator
electro-optic modulator arrays.
These modulator arrays offer utilizable wavelength channel scalability that is de-
termined and limited by two major factors: the FSR of the microring resonator,
representing the maximum available bandwidth for the wavelength-parallel sys-
tem, and the wavelength channel spacing utilized by the photonic transmission






nGroup × L =
λ20
nGroup × 2pir (3.5)
Here, nGroup is the group index of the waveguide that forms the microring
resonator, L is the optical path length for one round trip through the microring
resonator, and r is the radius of the microring resonator. We see from Equation
3.5 that to achieve the largest possible FSR, FSRMax, we should implement the
smallest possible optical path length, LMin, and therefore the smallest possible




nGroup × LMin =
λ20
nGroup × 2pirMin (3.6)
Following Equations 3.3 and 3.4, the total utilized bandwidth in the wavelength-
parallel system, ∆λTotal, must satisfy the following condition:
FSRMax > ∆λTotal (3.7)
Empirically, the smallest practical microring resonator electro-optic modula-
tor that has been demonstrated, arranged in a five-modulator array configuration,
had a 1.5-µm microring resonator radius with a measured optical quality factor
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of 9,000 (29). The two main limitations associated with producing high-optical-
quality-factor modulators with small microring resonator radii are the funda-
mental bending loss, caused by intrinsic modal leaking in the bent dielectric, and
scattering loss, caused by sidewall roughness of the microring resonator waveg-
uide. The achieved radius of 1.5 µm for the target optical quality factor is close
to the theoretical limit of about 1.37 µm (29). Furthermore, by experimentally
measuring the FSR of the fabricated devices, which were about 62.5 nm, a group
index of 4.2 was calculated.
From the aforementioned results, we conclude that we can utilize nGroup=4.2,
and rMin=1.5 µm (LMin ≈ 9.4 µm), for the wavelength λ0=1.55 µm. Using
Equation 3.6, we conclude that given these parameters, FSRMax ≈ 60.7 nm. The
maximum number of utilized wavelength channels, λMax, may then be determined
by dividing the maximum available bandwidth represented by the FSR, FSRMax,





The wavelength channel spacing then determines the number of available
70
3.2 Modulators
wavelength channels. In section 3.2.2.3, we demonstrated empirically that a prac-
tical wavelength channel spacing to avoid inter-modulation crosstalk is 100 GHz,
which is about 0.8 nm at the 1,550-nm operating wavelength. Combining this
with Equation 3.8, we obtain λMax=75 wavelength channels. If each wavelength
channel is modulated at 18 Gb/s (3), this translates to a 1.35-Tb/s wavelength-
parallel optical data stream. At 40 Gb/s per wavelength channel, as shown in
sections 3.1.1.1 and 3.1.2.1, this corresponds to a 3-Tb/s stream. Furthermore,
using Equations 3.3 and 3.4, we obtain ∆λTotal ≈ 60.5nm, which is less than the
maximum FSRMax ≈ 60.7 nm, and satisfies the condition of Equation 3.7.
3.2.2.5 Polycrystalline silicon microring resonator electro-optic mod-
ulator arrays.
The electro-optic modulator has also been demonstrated in polycrystalline silicon
(39). The grain boundaries inherent in the material result in increased optical
loss due to scattering and absorption, but also faster electron-hole recombination,
which decreases the free-carrier lifetime and can increase the intrinsic speed of the
modulator (39). Furthermore, unlike crystalline silicon, polycrystalline silicon is
also capable of being deposited and stacked with other silicon photonic materials
for multi-layer integration.
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We have explored the use of microring resonator electro-optic modulators
based on polycrystalline silicon for multi-layer photonic interconnection networks,
coupled to one of the silicon nitride waveguide layers. The effective index of the
microring resonator and waveguide must be matched to efficiently transfer optical
power; therefore, we assume each modulator is coupled to a local polycrystalline
silicon bus waveguide, which is then coupled to a silicon nitride waveguide with
a broadband vertical coupler (40).
3.3 Switches
3.3.1 Universal microring resonator switches.
The microring resonator is a critical building block for compact and scalable
silicon photonic systems. For a microring resonator coupled to two waveguides,
as shown in Figure 3.14, equations for the through port and drop port responses
can be written down by inspection by considering the phase and amplitude of the
optical mode as it propagates through the device (41).
Important parameters set by the material properties and waveguide cross-
section are the propagation loss, α, and the effective index, nEff (λ). The design
parameters are the microring resonator radius, r, and the field transmission and
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Figure 3.14: Universal Description of the Microring Resonator Switch
- Schematic of a microring resonator coupled to through and drop waveguides,
producing a microring resonator switch. Close-up views of the electric field cou-
pling highlight the universal directional couplers. In a single pass, the transmitted
component of the electric field is multiplied by t, and the coupled component is
multiplied by iκ. This universal description is independent of the material system
used.
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coupling coefficients, t and κ, respectively. The coupling strength is determined
by the separation between the waveguide and the microring resonator. A lossless
coupler follows the equation:
t2 + κ2 = 1 (3.9)
The quality factor, or spectral width, of the resonance is determined by the
propagation loss and coupling. Similarly, the extinction ratio of the resonance
is determined by the ratio of propagation loss to coupling, with critical coupling
occurring for:
t1 = t2 × α (3.10)
Tuning the filter wavelength (or modulating the optical transmission) is ac-
complished by changing the material refractive index, n, of the microring res-
onator, which changes the effective index, nEff , of the optical mode, which shifts




∆nEff = Γ×∆n (3.11)
Where Γ is the optical mode’s silicon confinement factor (42), determined by





Tuning the refractive index may be accomplished on microsecond time scales
by changing the temperature, or on sub-nanosecond time scales by changing the
electron and hole concentrations using FCD (1), which may be implemented using
an integrated electrical diode. Ultrafast tuning of the refractive index using FCD
is generally also accompanied by insertion loss from FCA, which broadens the
resonance and changes the critical coupling condition for the maximum extinction
ratio.
3.3.2 Microring resonator broadband switches.
Microring resonator electro-optic broadband switches are considered in some pho-
tonic interconnection networks for their ultrahigh bandwidth and low energy dis-
sipation. By leveraging comb-switching with wavelength-parallel optical message
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encoding, aligning many high-speed wavelength channels with unique resonances
of the microring resonator, we have experimentally verified the potential these
silicon photonic devices have for routing ultrahigh bandwidth signals.
3.3.2.1 Elementary microring resonator broadband switches.
Combining the functional ubiquity of the microring resonator with the advan-
tages of higher-order configurations (4, 43, 44, 45), we are able to realize broad-
band switching devices with massive switching bandwidths and short switching
transitions. In Figure 3.15, we define the critical elementary models for 1×2
(4, 43, 44, 45, 46), and 2×2 (47), switching building blocks, implemented using
arbitrary-order resonators, noting that different configurations are required for
odd, and even, number of resonators. These elementary models combine to form
more complex switching subsystems, such as the non-blocking 4×4 switch, also




Figure 3.15: Microring Resonator Broadband Switch Elementary Mod-
els - Elementary models for 1×2 and 2×2 switching building blocks, implemented
with both odd- and even-order microring resonators, as well as the non-blocking
4×4 switch constructed using these models.
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3.3.3 Microring resonator 1×2 broadband switches.
3.3.3.1 Wavelength-parallel 160-Gb/s optical data through 1×2 sili-
con microring resonator broadband switch.
We have demonstrated and characterized a broadband switch device comprising a
microring resonator with resonant modes spaced by approximately 100 GHz, in-
tended for use in high-performance photonic interconnection networks (49). This
spacing allows the microring resonator to operate as a comb switch on a broad-
band, wavelength-parallel data stream in much the same way a smaller-diameter
microring resonator affects a single-channel optical signal. We demonstrated the
propagation of very-large-bandwidth data streams (totaling 160 Gb/s) through
the microring resonator comb switch, and measured the optical signal degrada-
tion due to wavelength crosstalk. Moreover, an analysis of the maximum possible
bandwidth of this device was performed, based on single-channel power penalty
measurements conducted as a function of data rate.
As depicted in Figure 3.16, the experimental setup for this work consisted of
16 separate laser sources, one for each wavelength channel, multiplexed together
with a 100-GHz channel spacing and externally modulated with a 10-Gb/s NRZ
OOK signal, encoded using a PRBS of length 27–1, generated by a PPG. Leaving
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the modulator, the 160-Gb/s optical signal traveled through a 25-km decorrelator,
and coupled into the nanotapered waveguide on the silicon chip, through a tapered
fiber.
Figure 3.16: Experimental Setup Using 1×2 Microring Resonator
Broadband All-Optical Switch - Diagram of the experimental setup using the
broadband switch.
After exiting the chip, the signal passed through a polarizer, which was used
to select the TM-like polarization, and was collimated and collected into a fiber.
The signal then continued to propagate through an EDFA, a tunable grating
filter (λ), and a VOA, and was then received by a high-speed receiver (Rx) with
a TIA/LA pair. The signal was analyzed with a CSA and a BERT, which was
synchronized to the PPG through a 10-GHz clock. A small part of the optical
signal power (5%) was tapped-off before the EDFA, and was connected to the
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OSA for monitoring.
The device used in this experiment was a broadband all-optical comb switch,
comprising a microring resonator coupled to two straight waveguides; one is the
input port and through port, and the other is the drop port, as depicted in
Figure 3.17. On resonance, light is coupled into the microring resonator, and
is sent to the drop port. Off resonance, light propagates virtually unaffected
to the through port. The FSR of the microring resonator is about 0.83 nm,
corresponding to its relatively large diameter of 200 µm. The resonant modes are
quite uniform, producing over 32 consecutive wavelength channels with extinction
ratios better than 15 dB, as shown in Figure 3.18. Leveraging the relatively small
FSR, multiple channels are able to be switched simultaneously for broadband
photonic interconnection network routing applications. Since the FSR of the
microring is not precisely that of the multiplexer wavelength channel spacing, the
overlap between the microring resonator modes and the multiplexer passbands
was limited in the setup, forming groups of utilizable channels, as shown in Figure
3.18, comprising channels C21–C27, C34–C38, and C49–C52 of the ITU grid.
An optimized overlap would make it possible to utilize many more wavelength
channels, allowing for an even higher transmission bandwidth.
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Figure 3.17: 1×2 Microring Resonator Broadband Switch Schematic -
Schematic representations of optical signal paths through the reference waveguide
and for two possible states of the microring resonator broadband switch, along with
the typical dimensions of the device.
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Figure 3.18: 1×2 Microring Resonator Broadband All-Optical Switch
Spectra - Relative transmission spectrum of the drop port of the broadband switch,
and the wavelength-parallel optical signal spectrum recorded after the drop port,
labeled with the ITU grid wavelength channel numbers.
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All 16 channels were first verified to operate error free (defined as having a
BER of less than 10−12) at 10 Gb/s, through the drop port of the device 3.17.
To measure the increase in power penalty due to wavelength crosstalk within the
microring resonator, a BER curve was taken for channel C36 at the drop port of
the device when all 16 channels were enabled. The same measurement was then
repeated after turning off all wavelength channels in the second group (C38–C34)
except C36, leaving 12 wavelength channels, and taken again after turning off
all channels except C36. No significant penalty due to wavelength crosstalk was
observed, as shown in Figure 3.19.
The high performance of the microring resonator, in terms of resonant mode
uniformity and wavelength crosstalk, indicated that significantly more wavelength
channels could be switched using this device. Thus, the aggregate signal band-
width that can be routed through the device depends on the allowable data rate
per wavelength channel. In light of this, the power penalty of the device as
a function of the incident optical signal data rate is measured using a similar
experimental setup to the aforementioned experiment, except only a single wave-
length channel is used. In this case, the overall power penalty is measured, rather
than the change in power penalty as before. Therefore, BER curves are taken
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Figure 3.19: Bit-Error-Rate Curves for Inter-Channel Crosstalk Using
1×2 Microring Resonator Broadband All-Optical Switch - Experimentally-
measured bit-error-rate curves recorded at the drop port of the switch, showing no




on the optical signal passing through the drop port with the wavelength on reso-
nance, and on the signal egressing from the through port with the wavelength off
resonance. The power penalty is obtained by taking the difference between the
two curves, at a BER of 10−9.
The power penalty was measured for data rates of 5.0, 7.5, 10.0, and 12.5 Gb/s,
as shown in Figure 3.20, and (due to the microring resonator’s inherent low-pass
filter characteristics) increases sharply as the data rate exceeds the microring
resonator bandwidth of about 10 GHz. These measurements are also verified
using the model described in (50). For the current device structure, assuming 40
wavelength channels each modulated at 20 Gb/s, an overall bandwidth of 0.8 Tb/s
can be envisioned with a power penalty of less than 2.5 dB. Furthermore, future
devices designed with wider bandwidths would enable data rates of 40 Gb/s per
wavelength channel or more, scaling the bandwidth well into terabit-per-second
data rates.
The conclusions that are drawn from these experimental demonstrations are
that these 1×2 silicon microring resonator broadband switches:
• Have the ability to propagate error-free optical data streams, with an ag-
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Figure 3.20: Power Penalty for Data Rate Dependence Using 1×2
Microring Resonator Broadband All-Optical Switch - Experimentally-
measured and simulated single-channel power penalty of the broadband switch,
as a function of the incident optical signal data rate.
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gregate bandwidth of at least 160 Gb/s.
• Show no increase in power penalty from wavelength crosstalk for up to 16
wavelength channels, a property that will clearly enable more wavelength
channels to be transmitted through the device.
• Exhibit achievable bandwidth near one terabit per second, based on both
measurement and simulation of the single-channel power penalty as a func-
tion of data rate, but even higher aggregate bandwidths can be envisioned
for future devices.
3.3.3.2 All-optical switching using 1×2 silicon microring resonator
broadband switch.
We have utilized the device discussed in section 3.3.3.1, comprising a 200-µm-
diameter microring resonator coupled to two parallel waveguides 450-nm wide
and 250-nm tall, to demonstrate wavelength-parallel all-optical switching (51).
When no optical pump was applied, input light on resonance with the microring
resonator was coupled to the drop port of the device, and light that was off
resonance propagated to the through port. The wavelengths of the microring
resonator’s resonant modes may all be blue-shifted simultaneously by injecting
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electrical carriers into the device through the free-carrier plasma dispersion effect.
As a result, when the wavelength of an optical data signal is aligned on resonance,
the presence of a carrier-generating pump source switches the signal from the
drop port to the through port. Likewise, the removal of the carriers directs the
signal back to the drop port. Carriers may be injected using an optical pump,
or an electrical signal applied across a PIN junction surrounding the microring
resonator waveguide.
We switched a multi-wavelength packet cohesively by leveraging the device’s
small FSR of 0.8 nm, allowing many resonant modes to each switch one wave-
length channel of a WDM signal simultaneously. Moreover, the energy required
to switch many wavelength channels is the same as that required to switch a
single wavelength channel. Utilizing the additional resonant modes of the mi-
croring resonator, therefore, enables the switching of additional signal bandwidth
without significant penalty, aside from its larger footprint, compared to microring
resonators with smaller diameters and larger FSRs.
All-optical switching of two CW wavelength channels has been previously
demonstrated (52). As shown in section 3.3.3.1, a 160-Gb/s optical data stream,
comprising 16 wavelength channels each modulated at 10 Gb/s, was passed
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through the switch passively (with no applied pump), and the BER degrada-
tion due to inter-channel crosstalk within the microring resonator was found to
be negligible when scaling from one to 16 wavelength channels (49). In sub-
sequent work, we have demonstrated full switching of 20 wavelength channels
simultaneously. We further characterized the passive insertion losses and extinc-
tion ratios of both output of the switch, and investigated the BER performance
of the all-optically switched data (51).
The transmission spectra of both output ports of the switch, along with a
third port (a reference waveguide which has the same length and cross-section
as the through-port waveguide), as shown in Figure 3.17, were plotted relative to
each another in Figure 3.21. At the drop port, the maximum, minimum, average,
and standard deviation of the extinction ratios, measured over the 47 resonances
shown in Figure 3.21, were 18.7 dB, 14.5 dB, 16.7 dB, and 1.2 dB, respectively.
At the through port, these values were 28.6 dB, 16.9 dB, 23.0 dB, and 3.2 dB,
respectively. The same statistical parameters for the drop port insertion loss,
calculated as the difference between the reference waveguide power and the peak
drop port power of a resonator mode, were 2.4 dB, 0.6 dB, 1.4 dB, and 0.5
dB, respectively. The measured power from the through port was comparable to
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that of the reference waveguide, indicating negligible through port insertion loss
beyond the waveguide propagation loss.
Figure 3.21: 1×2 Microring Resonator Broadband All-Optical Switch
Spectra with 47 Resonant Modes - Relative transmission spectra of the through
and drop ports of the broadband switch, and the output port of the reference
waveguide, which is used to evaluate the insertion losses of the broadband switch.
As depicted in Figure 3.22, the experimental setup for BER measurements
consisted of two tunable laser sources. The probe was externally modulated with
a 10-Gb/s NRZ OOK signal, encoded using a PRBS of length 231–1, generated by
a PPG. The pump, operating near the wavelength of 1550 nm and generating free
carriers through two-photon absorption, was externally modulated using a DTG,
which was synchronized to the PPG. Leaving the modulator, the pump signal was
amplified using an EDFA, and combined with the probe. The signals were coupled
into the nanotapered waveguide from a tapered fiber. After exiting the chip, the
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signals passed through a polarizer, selecting the TM-like polarizations, and were
collimated and collected into a fiber. The probe then propagated through a
tunable grating filter (λ), an EDFA, another tunable grating filter, and a VOA,
and was received by a high-speed receiver (Rx) with a TIA/LA pair. The probe
signal was analyzed with a CSA and BERT that was synchronized to the PPG
through a 10-GHz clock. A fraction of the pump and probe power was tapped-off
before the first filter for examining on an OSA and a power meter.
Figure 3.22: Experimental Setup Using 1×2 Microring Resonator
Broadband All-Optical Switch for Single-Channel Switching Measure-
ments - Diagram of the single-channel experimental setup using the broadband
switch.
The BER measurements were taken by maximizing the output coupling for
the drop port of the switch and aligning the probe’s wavelength such that it exited
from the drop port when the pump was disabled. The pump, composed of 12.8-ns
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square pulses repeating every 102.4 ns (as shown in Figure 3.23), was aligned in
wavelength to a different resonator mode, causing all modes to shift when the
pump was enabled. The switching ratio and the transition times of the probe
after exiting the drop port, a shown in Figure 3.24, may be improved with a more
optimal pump configuration, and the transition times can be further reduced to
less than 100 ps using electro-optic switching. The BERT was gated to take
measurements only during the arrival of data exiting the drop port (pump off ).
While a single wavelength channel was actively switched through the device, error-
free operation (BER of less than 10−12) was first verified; BER measurements
were then performed, as shown in Figure 3.25. Next, the output coupling was
maximized for the through port of the switch, using the same pump and probe
signals. The BERT was now gated to take measurements only during the arrival
of the data exiting the through port (pump on). Again, error-free operation was
verified, and a BER curve was recorded, as shown in Figure 3.25. Finally, the
back-to-back BER curve was taken by coupling into the reference waveguide with
no applied pump, also shown in Figure 3.25.
Using the experimental setup depicted in Figure 3.26, multi-wavelength switch-
ing was demonstrated by simultaneously passing 20 wavelength channels through
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Figure 3.23: Switching Logic of 1×2 Microring Resonator Broadband
All-Optical Switch - Switching logic for the optical pump signal, and the resulting
packetized optical signals at the through and drop ports of the silicon photonic
microring resonator all-optical switch.
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Figure 3.24: Output Optical Data Packets During Single-Channel
Switching of 1×2 Microring Resonator Broadband All-Optical Switch
- Output optical packets encoded with 10-Gb/s data egressing from the drop port
of the broadband switch, illustrating the extinction ratios and switching times.
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Figure 3.25: Bit-Error-Rate Curves During Single-Channel Switching
of 1×2 Microring Resonator Broadband All-Optical Switch - Bit-error-
rate curves recorded for a 10-Gb/s signal egressing from the through and drop
ports of the broadband switch while the switch is active, and back-to-back curve
recorded for a 10-Gb/s signal egressing from the reference waveguide with no pump
signal present. Power penalties of 1 dB (through port) and 2.3 dB (drop port) are
measured.
95
3. SILICON PHOTONIC BUILDING BLOCKS
the drop port in the presence of the pump signal, with resulting output temporal
waveforms recorded in Figure 3.27. The wavelengths spanned 25 nm, comprising
channels C21–C27, C33–C38, and C46–C52 of the ITU grid. The switching ex-
tinction ratios were somewhat degraded by the EDFA noise, but even afterwards
range from 4.5 dB to 7.0 dB with an average value of 5.6 dB.
Figure 3.26: Experimental Setup Using 1×2 Microring Resonator
Broadband All-Optical Switch for Wavelength-Parallel Switching Mea-
surements - Diagram of the wavelength-parallel experimental setup using the
broadband switch.
The conclusions that are drawn from these experimental demonstrations are
that these 1×2 silicon microring resonator broadband switches also:
• Are capable of simultaneously switching at least CW 20 wavelength chan-
nels, spanning 25 nm.
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Figure 3.27: Wavelength-Parallel Switching of 1×2 Microring Resonator
Broadband All-Optical Switch with 20 Wavelength Channels - Temporal
waveforms egressing from the drop port of the broadband switch under active
operation, with corresponding labels of the ITU grid wavelength channels and
extinction ratios.
97
3. SILICON PHOTONIC BUILDING BLOCKS
• Exhibit error-free active operation at near-gigahertz speeds, for single-channel
optical data at 10 Gb/s. Based on wavelength crosstalk results discussed
in section 3.3.3.1, this device should also have the capability to switch
wavelength-parallel optical data with comparable performance.
3.3.3.3 Wavelength-parallel 250-Gb/s all-optical switching using 1×2
silicon microring resonator broadband switch.
As described in section 3.3.3.1, a 160-Gb/s optical data stream was passed through
the broadband switch with no applied pump, and the BER degradation due to
inter-channel crosstalk within the microring resonator was found to be negligible
when scaling from one to 16 wavelength channels (49). Additionally, as described
in section 3.3.3.2, the BER performance of all-optically switched data for a single
wavelength channel has been demonstrated (with power penalties as low as 1
dB), and the ability to switch 20 CW wavelength channels has been shown (51).
Subsequently, we have demonstrated all-optical simultaneous high-speed switch-
ing of a 250-Gb/s optical signal, using 20 wavelength channels, each modulated
at 12.5 Gb/s (53). Furthermore, we examined the resulting switching extinction
ratio with varying pump powers.
The experimental setup for the performed BER measurements was similar to
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the experimental setup described for BER measurements in section 3.3.3.2, apart
from the use of 20 wavelength channels multiplexed together using a DWDM,
simultaneously modulated at 12.5 Gb/s using a PPG, and decorrelated using a
25-km SSMF. The pump, operating near the wavelength of 1533 nm with an
average injected power of 18 dBm and externally modulated using a DTG, gener-
ated electrical carriers through TPA. Before entering the chip, the signals passed
through a fiber polarizer, selecting the TM-like polarizations. Each selected probe
signal was analyzed with a CSA and a BERT, which was synchronized to the PPG
with a 12.5-GHz clock.
The pump consisted of 20-ns pulses recurring every 82 ns, as depicted in Fig-
ure 3.28. As shown in Figure 3.29, the wavelength channels, spanning more than
25 nm, comprised channels C21–C27, C33–C38, and C47–C53 of the ITU grid.
With all 20 wavelength channels actively switched through the device, the BERT
was gated to take measurements only during the arrival of data exiting the drop
(through) port, during the transitions when the pump is off (on). BER mea-
surements were subsequently performed for five of these wavelength channels, for
both ports, as shown in Figure 3.30. Finally, the back-to-back BER curves were
taken by coupling into the reference waveguide with no applied pump. Measured
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power penalties at the drop (through) port for the five channels ranged from 2.5
dB (2.3 dB) to 4.1 dB (4.1 dB), with an average of 3.3 dB (3.2 dB). The channel-
to-channel variation was a result of the fine wavelength tuning that is required of
the DFB lasers in order to provide optimal switching ratios and constant pow-
ers over the duration of the switched message. Furthermore, at least 1.2 dB of
each measured power penalty is expected to result from narrowband filtering im-
posed by the resonator modes on the wavelength channel’s signal spectrum (49).
Similar reported devices provide a promising path toward alleviating these tight
wavelength requirements by providing broader per-channel bandwidths (45).
Replacing the mutli-channel data source with a single CW wavelength chan-
nel, extinction ratios were measured at both ports for varying injected pump
powers, as shown in Figure 3.31. The extinction ratios were improved on both
ports with larger pump powers. At the drop port, the extinction ratio was im-
proved by 6.5 dB with the added 12 dBm of pump power; at the through port,
the extinction ratio was improved by 11.5 dB (to the point of limiting our abil-
ity to measure further improvement) with the added 6.5 dBm of pump power.
The switching ratios and transition times, although already adequate for proper
operation, may be further improved with a more optimal pump configuration us-
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Figure 3.28: Switching Logic of 1×2 Microring Resonator Broadband
All-Optical Switch - Switching logic for the optical pump signal, and the resulting
packetized optical signals at the through and drop ports of the silicon photonic
microring resonator all-optical switch.
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Figure 3.29: 1×2 Microring Resonator Broadband All-Optical Switch
Spectra with 20 Utilized Resonant Modes - 250-Gb/s transmission spectra
utilizing 20 wavelength channels, each encoded with 12.5-Gb/s optical data, before
being injected into the chip, and at the drop port of the broadband switch.
ing an electrical signal applied across a PIN junction surrounding the microring
resonator waveguide.
Here, the main conclusions that are drawn are that these 1×2 silicon microring
resonator broadband switches also:
• Are indeed capable of error-free all-optical simultaneous switching of wavelength-
parallel optical signals, consisting of at least 250-Gb/s aggregate data, using
20 wavelength channels that span more than 25 nm.
• Are capable of being optimized for performance by increasing the pump
power to maximize the switching extinction ratio. Using a direct electrical
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Figure 3.30: Bit-Error-Rate Curves During Switching of Wavelength-
Parallel 250-Gb/s Optical Data Using 1×2 Microring Resonator Broad-
band All-Optical Switch - Experimentally-measured bit-error-rate curves
recorded at both output ports of the broadband switch, as well at the output
port or the reference waveguide as the back-to-back case, for five (C21, C33, C35,
C49, and C51) of the 20 (C21–C27, C33–C38, and C47–C53) switched channels of
the ITU grid, each encoded with 12.5-Gb/s optical data.
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Figure 3.31: Extinction Ratios During All-Optical Switching of 1×2
Microring Resonator Broadband All-Optical Switch - Experimentally-
measured extinction ratios at both output ports during the switching of the broad-
band switch, for varying optical pump powers.
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signal to generate the free carriers at the microring resonator will further im-
prove the extinction ratios, switching times, energy dissipation, and overall
scalability, of this broadband switch.
3.3.3.4 Electro-optic switching of high-speed optical data using 1×2
silicon microring resonator broadband switch.
Within the photonic interconnection networks, broadband electro-optic switches
route high-bandwidth wavelength-parallel optical messages throughout the dy-
namic circuit-switched paths with ultrafast reconfiguration times (20). Com-
bining the functional ubiquity of the silicon photonic resonator with the ad-
vantages of higher-order configurations (4, 43, 44, 45), we were able to real-
ize broadband switching devices with massive switching bandwidths and short
switching transitions. We first defined the critical elementary models for 1×2
(4, 43, 44, 45, 46, 49, 51, 52, 53), and 2×2 (47, 54), switching building blocks, im-
plemented using arbitrary-order resonators, noting that different configurations
are required for odd (45, 46, 47, 48, 49, 51, 52, 53, 54, 55, 56, 57, 58, 59), and
even (4, 43, 44), number of resonators, shown in Figure 3.15.
These elementary models combined to form more complex switching subsys-
tems, such as the non-blocking 4×4 switch, a critical building block in many
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photonic interconnection networks (48, 55, 56, 57, 58, 59). We have demon-
strated experimentally a silicon photonic microring resonator electro-optic switch
dynamically routing single-channel data rates up to 40 Gb/s, showcasing high
bandwidth, short switching transitions, high extinction ratios, and low driving
voltage. The device was a second-order 1×2 switch, consisting of two coupled
microring resonators each coupled to a waveguide, as shown in Figure 3.32. We
validated this switch in a high-performance communication system environment,
and characterized BERs and power penalty metrics up to 40 Gb/s.
As seen in Figure 3.32, the microring resonators in the 1×2 switch were de-
signed with both racetrack and ring features, with 2pi×10-µm cavity lengths (4).
The waveguides were 450-nm wide and 250-nm tall; there was a 40-nm slab near
the microrings that was doped to form the PIN diode structures. Switching an
optical signal between the through port and the drop port was accomplished with
the detuning of the right cavity resonance using the free-carrier dispersion effect
arising from injecting and extracting electrical carriers through the PIN diode.
Electro-optic control of these switches enables a more scalable and energy-efficient
interconnection network compared to the all-optical switching methods demon-
strated in previous work (45, 46, 47, 49, 51, 52, 53, 54).
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Figure 3.32: Scanning-Electron-Microscope Image of 1×2 Microring
Resonator Broadband Electro-Optic Switch - Top-view scanning-electron-
microscope (SEM) image of the silicon photonic microring resonator electro-optic
switch.
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As depicted in Figure 3.33, the experimental setup comprised TL source gener-
ating continuous-wave light, which was amplified (EDFA) and modulated (MOD)
with an NRZ OOK signal encoded using a 27–1 PRBS, generated by a PPG and a
MUX. The optical signal passed through a fiber polarizer, selecting the quasi-TM
propagation mode, and coupled into the on-chip nanotapered silicon waveguide
using a tapered fiber. The device was switched using a DTG, contacting the
silicon chip using high-speed electrical probes. Off chip, the optical signal passed
through an EDFA, a filter (λ) with a 0.22-nm 3-dB bandwidth, and a VOA. The
signal was detected using a high-speed PIN photodiode and TIA receiver followed
by a LA. The received data was demultiplexed (DEMUX), and evaluated using a
BERT. The DTG gated the BERT over the duration of each optical packet. The
DTG, PPG, MUX, DEMUX, and BERT were synchronized to the same clock. An
OSA and a DCA were used to evaluate the spectral and temporal performance,
respectively. The average optical power injected into the silicon chip was 3 dBm.
Before electrically driving the switch, we recorded the spectra of this device
for both output ports in the passive state, as depicted in Figure 3.34, observing
a 9-nm FSR and through port passbands with 70-GHz 3-dB bandwidths. The
passbands of the two cavities were not perfectly overlapping in this passive state;
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Figure 3.33: Experimental Setup Using 1×2 Microring Resonator
Broadband Electro-Optic Switch - Diagram of the experimental setup using
the silicon photonic microring resonator electro-optic switch.
these passbands were aligned with the applied voltage bias during active switch-
ing, and have been shown to achieve depths greater than 20 dB (4). We then
injected a high-speed data signal at the input port of the switch with 5-, 10-, 20-,
and 40-Gb/s data rates, and recorded eye diagrams of the optical signal egressing
from the through port (at 1561.5 nm) and drop port (at 1559.5 nm) of the switch,
as shown in Figure 3.35. We compared these eye diagrams with the back-to-back
case, in which we bypassed the silicon chip and replaced it with a VOA set to
mimic the fiber-to-fiber insertion loss of the silicon chip (about 17 dB).
For active switching, we first aligned the optical signal to be on resonance
at 1559.5 nm. When the voltage signal was set high (low), the optical signal
was switched to the through port (drop port). We actively switched the device
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Figure 3.34: Spectra of Resonant Response of 1×2 Microring Resonator
Broadband Electro-Optic Switch - Spectra of the resonant response for both
output ports of the silicon photonic microring resonator electro-optic switch.
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Figure 3.35: Eye Diagrams of Switching of 1×2 Microring Resonator
Broadband Electro-Optic Switch - Output eye diagrams for optical signals
with 5-, 10-, 20-, and 40-Gb/s data rates, egressing from both output ports of
the silicon photonic microring resonator electro-optic switch, as well bypassing the
silicon chip in the back-to-back case.
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with a 1.3-VPP square wave with a 0.5-V voltage bias, and a 100-ns period with
a 50% duty cycle, producing 50-ns optical data packets alternately egressing
from each output port, as depicted in Figure 3.36. We switched an optical signal
encoded with 40-Gb/s data, and record these optical data packets, including their
rising and falling edges, at each output port of the switch, shown in Figure 3.37,
observing greater than 12-dB extinction ratios at both output ports. The sub-
nanosecond rising edges are achieved using the PIN diode structure. The falling
edges are typically limited by carrier lifetimes, and can be further improved using
the pre-emphasis method (60).
We switched the optical signal encoded with 5-, 10-, 20-, and 40-Gb/s data,
and performed BER measurements on the packetized optical data for each data
rate at each output port of the switch. We observed error-free operation (defined
as having BERs less than 10−12), and subsequently recorded the BER curve, for
every configuration including the back-to-back case bypassing the silicon chip,
shown in Figure 3.38. For the through port, the resulting measured power penal-
ties were negligible up to 40 Gb/s. For the drop port, the power penalties were
negligible up to 10 Gb/s, and were 0.2 and 0.35 dB for 20 and 40 Gb/s, respec-
tively. These results are summarized in Figure 3.39. The power penalties at the
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Figure 3.36: Switching Logic of 1×2 Microring Resonator Broadband
Electro-Optic Switch - Switching logic for the electrical pump signal, and the
resulting packetized optical signals at the through and drop ports of the silicon
photonic microring resonator electro-optic switch.
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Figure 3.37: Optical Packets from Switching of 1×2 Microring Resonator
Broadband Electro-Optic Switch - Output optical packets encoded with 40-
Gb/s optical data for both output at the through and drop ports of the silicon




drop port for the higher data rates were likely resulting from spectral filtering of
the signal sidebands.
We have presented and experimentally characterized a high-performance sil-
icon photonic electro-optic switch, capable of routing single-channel data rates
up to 40-Gb/s with low power penalty. The ability to support ultrahigh band-
width, short switching transitions, and high extinction ratios, with low driving
voltage, firmly places this device as a key building block for next-generation high-
performance chip-scale photonic interconnection networks.
3.3.4 Microring resonator 2×2 broadband switches.
We have demonstrated and characterized the first broadband switch device com-
prising two microring resonators, intended for use as a 2×2 broadband switch in
high-performance photonic interconnection networks (47, 54). The device used
for these experiments was fabricated using EBL and RIE on top of a 3-µm-thick
buried oxide layer of an SOI substrate, and covering the resulting structure with
a 3-µm-thick silicon dioxide overcladding layer using PECVD. The microring res-
onators in this 2×2 switch had 100-µm diameters, corresponding to an FSR of
1.6 nm. The waveguides were 450-nm wide and 250-nm tall, and utilized inverse-
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Figure 3.38: Bit-Error-Rate Curves During Switching of 1×2 Microring
Resonator Broadband Electro-Optic Switch - Experimentally-measured bit-
error-rate curves for packetized optical signals with 5-, 10-, 20-, and 40-Gb/s data
rates, egressing from the through and drop ports of the silicon photonic microring




Figure 3.39: Power Penalty Results for Switching of 1×2 Microring
Resonator Broadband Electro-Optic Switch - Summary of the power penalty
results for the through and drop ports of the silicon photonic microring resonator
electro-optic switch.
tapers at the chip facets. In each experiment, the resonant modes of the microring
resonators, which have 3-dB bandwidths of 0.1 nm (12.5 GHz) to accommodate
10-Gb/s optical signals, are aligned to spectrally overlap with local thermo-optic
tuning.
3.3.4.1 Static measurements for wavelength-parallel all-optical switch-
ing using 2×2 silicon microring resonator broadband switch.
We have performed a static experimental demonstration with this broadband
switch (54). This was accomplished for a wavelength-parallel optical signal com-
prising six wavelength channels each encoded with 10-Gb/s optical data and
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tuned to have the average optical power of –6 dBm. Power penalties were mea-
sured for all six wavelength channels for the bar and cross states of the broadband
switch, ranging from 0.1 to 1.2 dB and 0.0 to 0.5 dB for the bar and cross states,
respectively.
The effects of inter-channel crosstalk were then measured by measuring the
power penalty for varying average optical powers of the wavelength-parallel signal,
and comparing the effects by comparing it to a single-channel configuration with
the same varying average optical powers (54). The average optical powers that
were measured were 6, 11, 15, 18, and 23 mW, all producing negligible effects on
the power penalty when switching between the single-channel and wavelength-
parallel configurations.
In this work, the main conclusions that are drawn are that these 2×2 silicon
microring resonator broadband switches:
• Are capable of error-free transmission of wavelength-parallel optical signals,
consisting of at least 60-Gb/s aggregate data, using six wavelength channels,
each encoded with 10-Gb/s optical data.
• Show negligible inter-channel crosstalk for at least six wavelength channels,
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for total average optical powers of at least up to 23 mW.
3.3.4.2 Dynamic measurements for wavelength-parallel all-optical switch-
ing using 2×2 silicon microring resonator broadband switch.
Optical signals traversing the device are first aligned to the resonances of the
microring resonators. An applied optical pump toggles the state of the switch
by simultaneously tuning all the resonances away from the optical signal wave-
lengths, changing the switch configuration from the bar to the cross state (47, 54).
Switching this optical pump off changes the switch configuration from the cross
to the bar state. This optical pump comprises two lightwaves co- and counter-
propagating (with average powers of 18 and 17 dBm, respectively) with the optical
signals on chip leverages TPA to induce the electrical carriers required to shift
the resonances through FCD.
Our dynamic experimental demonstration with this broadband switch has
yielded switching transitions below 2 ns, and extinction ratios as high as 11.5
dB (47, 54). This was accomplished for a wavelength-parallel optical signal com-
prising six wavelength channels each encoded with 10-Gb/s optical data. The
measured crosstalk between the two output ports was measured to be between
12.3 and 7.0 dB for the bar and cross states, respectively. Furthermore, the
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power penalty was measured to be 1.9 and 3.5 dB for the bar and cross states,
respectively.
In this work, the main conclusions that are drawn are that these 2×2 silicon
microring resonator broadband switches also:
• Are capable of error-free all-optical switching of wavelength-parallel optical
signals, consisting of at least 60-Gb/s aggregate data, using six wavelength
channels, each encoded with 10-Gb/s optical data.
• Exhibit 2-ns switching times and 11.5-dB extinction ratios during the all-
optical switching of wavelength-parallel optical signals, which can be further
improved with direct electrical carrier injection using PIN diode structures.
3.3.5 Microring resonator 4×4 broadband switches.
3.3.5.1 12.5-Gb/s single-channel optical data through silicon photonic
router implemented as 4×4 silicon microring resonator non-
blocking broadband switch.
We have presented and experimentally characterized a structure that combined
a number of 1×2 and 2×2 switches, waveguides, and waveguide crossings, to
form a non-blocking 4×4 photonic routing switch, which directs an input from
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any of the four ports to any of the other three available output ports without
obstructing the paths of signals incident from other ports (59). Using this switch,
rather than a simpler blocking switch, improves performance and simplifies the
network-level routing algorithms necessary to minimize (or entirely eliminate)
packet contentions.
The 4×4 switch, shown in Figure 3.40 was fabricated on an SOI wafer, us-
ing EBL and RIE. All waveguides, including those constructing the microring
resonators, are 450-nm wide and 250-nm tall. The gaps between the microring
resonators and straight waveguides are 200 nm throughout, waveguide crossings
are adiabatically tapered to 2-µm widths at the intersection to minimize reflec-
tions, and the microring resonators have 20-µm diameters, corresponding to 8-nm
FSRs.
The structure provides a dedicated path for every I/O combination except
U-turns, which are unnecessary in circuit-switched networks. The router employs
the minimum eight microring resonators, each coupled to a waveguide crossing,
comprising four 1×2 switches (46), with a single microring resonator at a crossing,
and two 2×2 switches (47), with two microring resonators at a crossing. The
electronic heaters provide static switch-state configuration using DC resonance
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Figure 3.40: Microscope Image of 4×4 Microring Resonator Broadband




tuning. We refer to the four router I/O ports as North (N ), East (E ), South (S ),
and West (W ), corresponding to their relative positions.
The switch utilizes metal heaters, fabricated about 1 µm above each microring
resonator, on top of the oxide over-cladding layer. The metal traces are 1-µm wide
and 300-nm tall, and are each used to tune the wavelengths of the resonant modes
in order to mitigate fabrication imperfections. Although electro-optic switches
based on the free-carrier plasma dispersion effect, with sub-nanosecond switching
speeds, are envisioned for these switches, here we also employed the thermal
tuners to demonstrate static switching between ports.
As depicted in Figure 3.41, the experimental setup for the BER measurements
consisted of a single tunable laser source, externally modulated with a signal
from a PPG, using an NRZ OOK data format and a 27–1 PRBS pattern. After
modulation, the signal traveled through a fiber polarizer, selecting the TE mode,
and was coupled to and from the silicon chip using tapered fibers. An EDFA,
tunable grating filter (λ), and VOA were employed prior to the high-speed receiver
(Rx), which consisted of a TIA/LA pair. The received signal was evaluated using
a CSA and BERT. The heaters were tuned by applying a DC voltage bias through
vertically-coupled electrical probes to on-chip pads, which distributed current to
123
3. SILICON PHOTONIC BUILDING BLOCKS
the appropriate microring resonator heater.
Figure 3.41: Experimental Setup of Single-Channel Switching Using
4×4 Microring Resonator Broadband Router - Experimental setup for single-
channel switching using the silicon photonic microring resonator broadband router.
A signal incident from port S had three possible output ports (W, N, and
E ). However, the chip was fabricated with only two opposing edges reserved for
waveguide coupling regions. Therefore, two ports (N and W ) were interfaced at
one edge and two (S and E ) at the other. The experimental switching states are
highlighted in Figure 3.42. Because our experimental setup was not yet able to
measure multiple ports on a single edge, only two of the three functional outputs
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of the 4×4 switch were monitored.
Figure 3.42: Switching States of Single-Channel Switching Using 4×4
Microring Resonator Broadband Router - Highlighted experimental switch-
ing states for single-channel switching using the silicon photonic microring res-
onator broadband router.
Traces of optical data from each port were recorded at each switch configura-
tion, and are shown in Figure 3.43, verifying the correct operation of the switch.
All the BER curves were measured at the wavelength of 1550 nm. Before each
curve was recorded, the signal was first verified to operate error free for both
paths S–W and S–N. For each port, a set of BER curves was taken with varying
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data rates: 5, 10, and 12.5 Gb/s.
When no thermal tuning was performed on the microring resonators, the
optical signal bypassed each of the four microring resonators, egressing from port
W. A set of BER curves was taken at each data rate, which is shown in Figure
3.44. By thermally tuning the necessary microring resonator so that its resonant
mode was aligned to the signal wavelength, as shown in Figure 3.45, the optical
signal was switched to port N. Again, BER curves were taken for each data rate,
and the back-to-back case was then setup by bypassing the chip while maintaining
the same injection power into the EDFA using another VOA.
As shown by the BER curves in Figure 3.44, the power penalty associated
with the S–W path was similar (about 0.65 dB) for 5 and 10 Gb/s data rates,
but increased to about 1.5 dB for the 12.5 Gb/s data rate. The BER curves
also confirmed an additional power penalty associated with traveling through
the microring resonator. Since the passbands of the resonators in this structure
are designed for 10 Gb/s data signals, any data rate above 10 Gb/s should have
quickly degrade due to spectral sideband attenuation of the high-data-rate optical
signal. This was confirmed experimentally by the fact that at data rates of 5
and 10 Gb/s an additional 0.3 dB of power penalty is associated with traveling
126
3.3 Switches
Figure 3.43: Single-Channel Switching of 10-Gb/s Optical Data Using
4×4 Microring Resonator Broadband Router - Traces of 10-Gb/s optical
data shown at the input of the broadband router, as well as egressing from output
ports N and W for two switch states (A and B).
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Figure 3.44: Bit-Error-Rates Curves During Single-Channel Switching
of 4×4 Microring Resonator Broadband Router - Experimentally-measured
bit-error-rate curves for 5, 10, and 12.5-Gb/s data rates recorded for optical signals
passing from input port S to output ports N and W (states B and A, respectively)
of the broadband router, as well as for the same optical signals bypassing the chip
in the back-to-back cases.
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Figure 3.45: Spectra of Resonant Response for Two States of 4×4 Mi-
croring Resonator Broadband Router - Transmission output spectra from
port S to W, spanning two free spectral ranges, showing the broadband router
operating in two different states.
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through the microring resonator, comparing port N to port W ), while at a data
rate of 12.5 Gb/s the additional power penalty of passing through the microring
resonator increased to about 1.85 dB.
The conclusions that are drawn from these experimental demonstrations are
that these 4×4 silicon microring resonator non-blocking broadband switches:
• Are indeed feasible to implement silicon photonic routers in photonic inter-
connection networks.
• Are only required to switch their state at the packet rate, instead of the
data rate. This has the potential to amortize the dynamic energy dissipated
due state transients.
• May utilize the energy-efficient thermal tuning to mitigate fabrication im-
perfections. Electro-optic control of the microring resonators in these switches
will enable the demonstrated functionalities with sub-nanosecond switching
speeds.
• Have the capacity to support single-channel optical signals with data rates
of at least 12.5 Gb/s. Wavelength-parallel operation of this switch will
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enable the routing of much larger aggregate bandwidths, with no increase
in the required switching energy.
3.3.5.2 30-Gb/s wavelength-parallel optical data through silicon pho-
tonic router implemented as 4×4 silicon microring resonator
non-blocking broadband switch.
Throughout our work, we have studied electronically-controlled circuit-switched
integrated photonic interconnection networks, arranged in a variety of 2D topolo-
gies. The most prevalent photonic network element in these topologies is the
non-blocking four-port bidirectional router, which dynamically routes broadband
messages to their target destinations. These networks utilize wavelength-parallel
message encoding for optical-domain bandwidth enhancement. That is, multiple
wavelength channels are passed through the network from source to destination
cohesively, as a combined data-carrying unit, while other messages in the net-
work circumvent contention using spatial avoidance. The network performance
in every topology, as expected, has been shown to be vastly improved when mul-
tiple multi-wavelength messages can simultaneously pass through the photonic
routers without contention. Therefore, the routing elements in these topologies
must ideally provide four bidirectional I/O ports, with multi-wavelength routing
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capabilities and strictly non-blocking functionality.
Such a router has been designed, and its network-level performance has been
evaluated through simulations (56, 61). Furthermore, the router was fabricated
(57), and as described in section 3.3.5.1, initial data characterizations were per-
formed (59). Using the device presented in section 3.3.5.1, we fully characterized
a 30-Gb/s wavelength parallel operation of the silicon photonic router, comprising
three wavelength channels each modulated at 10 Gb/s (48, 58).
The experimental setup, depicted in Figure 3.46, consisted of three combined
tunable laser sources, with optical powers equalized to 7 dBm, simultaneously
modulated with a 10-Gb/s NRZ OOK signal encoded using a PRBS of length 231–
1. A 25-km SSMF provided adequate decorrelation between the three wavelength
channels, and an EDFA amplified the optical signals before their injection into
the chip. At the output of the chip, part of the extracted signal was monitored
on an OSA, while the remainder was preamplified using another EDFA, filtered
using a tunable grating filter (λ) with a 3-dB bandwidth of 0.22 nm, and received
using a high-speed PIN-TIA receiver. Once received, the signal was evaluated
on a CSA, and the BER performance was quantified using a BERT after passing
through a LA. The clock synthesizer synchronized the PPG to the BERT.
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Figure 3.46: Experimental Setup of Wavelength-Parallel Switching Us-
ing 4×4 Microring Resonator Broadband Router - Diagram of the experi-
mental setup, including the three-beam coupling configuration utilizing free-space
optics on one side of the chip and tapered-lensed fiber on the other side. Solid and
dashed lines represent optical fiber and electrical cable, respectively.
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The waveguides are equipped with inverse-taper mode converters at each chip
edge, and at one side of the chip a tapered-lensed fiber was employed to gather
light from both the East and South output ports, alternately. At the other
side of the chip, a lens was used to collimate light exiting from the West port
while simultaneously focusing light entering into the North port. A polarizer
transmitted the TE polarization component of the two collimated beams.
Both single- and multi-wavelength experiments were performed to demon-
strate the operation of the router. Here, the signal that egressed from the East,
South, and West output ports was monitored while injecting into the North input
port, as shown in Figure 3.47. First, pattern traces of the single-channel signal
exiting the destination output ports, along with the noise observed on the other
output ports, are illustrated in Figure 3.48, indicating extinction ratios in excess
of 8 dB for each port.
Utilizing three consecutive resonance modes of the microring resonators, which
have FSRs of approximately 8 nm and 3-dB bandwidths of about 38.5 GHz, a
three-channel wavelength-parallel signal was then routed through the same switch
configurations described above. Recorded eye diagrams for the three-channel
signal injected into the North input port, as well as at each destination output
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Figure 3.47: Experimental Configurations of Wavelength-Parallel
Switching Using 4×4 Microring Resonator Broadband Router - Schematic
of the broadband router, highlighting the signal paths of the three experimental
switch configurations: N→E, N→S, and N→W.
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Figure 3.48: Single-Channel Verification of Routing Functionality Us-
ing 4×4 Microring Resonator Broadband Router - Pattern traces depicting
single-channel (1546-nm) verification of the routing functionality for three exper-
imental broadband router configurations: N→E, N→S, and N→W. In each con-
figuration, a single-wavelength signal (injected pattern) is injected into the North
(N ) input port, and examined on each output port (E, S, and W ). Each trace
spans 5 ns and has an amplitude scale of 100 µW/division, except for the input




port for each experimental switch configuration, were recorded for each of the
three 10-Gb/s wavelength channels, which were located at 1538, 1546, and 1554
nm, as shown in Figure 3.49. Additionally, BER curves were taken for each
wavelength channel in each configuration, as shown in Figure 3.50. The back-
to-back curves were also taken on each wavelength channel by replacing the chip
with a VOA set to mimic the minimum fiber-to-fiber losses (which are observed
for path N→E ). The power penalties, defined as the degradation in receiver
sensitivity incurred by the device under test, were approximately 1.3 dB for the
N→W state, at the BER of 10−9. Both of the other states demonstrated power
penalties below 1 dB for all three wavelength channels.
Here, the conclusions that are drawn from these experimental demonstrations
are that these 4×4 silicon microring resonator non-blocking broadband switches
also:
• Have the capacity to support wavelength-parallel optical signals. We have
already demonstrated successful transmission of 30-Gb/s aggregate data
rates, consisting of three wavelength channels each operating at 10 Gb/s
(48). Increasing the wavelength parallelism and single-channel data rates
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Figure 3.49: Eye Diagrams of Wavelength-Parallel Routing Using 4×4
Microring Resonator Broadband Router - 10-Gb/s eye diagrams for the wave-
length parallel input signal (injected signal) injected into the North (N ) input port,
with eye diagrams for the wavelength-parallel output signal at the destination out-
put port, for each experimental switch configuration: N→E, N→S, and N→W. The
wavelength-parallel signal consists of three 10-Gb/s wavelength channels, located
at 1538 nm, 1546 nm, and 1554 nm. Each eye diagram has a 200-ps time span.
138
3.3 Switches
Figure 3.50: Bit-Error-Rate Curves During Wavelength-Parallel Rout-
ing Using 4×4 Microring Resonator Broadband Router - 10-Gb/s bit-error-
rate curves quantifying wavelength-parallel routing signal integrity for the input
signal injected into the North (N ) input port, and examined at the destination
output port, for each experimental switch configuration: N→E, N→S, and N→W.
The wavelength-parallel signal consists of three 10-Gb/s wavelength channels, lo-
cated at 1538 nm, 1546 nm, and 1554 nm. The back-to-back bit-error-rate curves
are taken for configurations bypassing the chip.
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will further increase the aggregate data rate that is routed using this switch
to the terabit-per-second scale.
• Exemplify error-free performance for routing through each possible config-
uration of the switch.
3.4 Photodetectors
Located at the end of the optical communication link, the photodetector trans-
lates an incoming high-speed optical signal into the electrical domain. This is
accomplished by absorbing the light to generate an electrical current. In many
photonic interconnection network designs, crystalline silicon microring resonator
filters are used to demultiplex wavelength-parallel optical data into spatially-
parallel optical data, placing each wavelength channel on a unique waveguide.
Once each wavelength channel is isolated, it can be detected using a high-speed
photodetector.
3.4.1 Germanium photodetectors.
Since crystalline silicon does not exhibit linear absorption in the telecommuni-
cation wavelength bands, photonic interconnection networks have leveraged ger-
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manium as the absorbing material for photodetection (11). Recent efforts in
integrating germanium photodetectors with crystalline silicon waveguides have
yielded many high-performance CMOS-compatible devices targeting high band-
width, high responsivity, high quantum efficiency, low dark current, and low
capacitance. Leveraging this material system, bandwidths exceeding 40 GHz
(62, 63, 64), responsivities above 1 A/W (62, 65), quantum efficiencies higher
than 90% (64, 65), dark currents below 200 nA (65), and capacitances around 2
fF (64), have all been demonstrated.
3.4.2 Silicon photodetectors.
Another emerging method for producing photodetectors is to use silicon with
crystal defects as the absorbing material. Recent efforts have enhanced linear
absorption by implanting ions to create defects (66), obtaining bandwidths ex-
ceeding 35 GHz and responsivities as high as 10 A/W in different devices (67).
Similarly, deposited polycrystalline silicon can be used as the absorbing material
in a microring resonator geometry to enhance absorption and reduce the footprint,
demonstrating responsivities as high as 0.15 A/W (7). Due to the moderate op-
tical absorption, the absorbing polycrystalline silicon material can serve as both
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the demultiplexing filter and the photodetector.
3.4.3 Photodetector arrays.
We build a photodetector array by linking several photodetectors, each tuned to
a unique wavelength channel. This technique is similar to what has recently been
demonstrated with four cascaded crystalline silicon microring resonator filters
demultiplexing a wavelength-parallel optical signal into geranium photodetectors
with 19-GHz bandwidths (64).
3.5 Lasers
3.5.1 On-chip silicon lasers.
Since silicon is an indirect-bandgap material, it is not naturally capable of achiev-
ing efficient radiative recombination required for producing a high-quality laser.
However, silicon can potentially serve as a platform for lasing by incorporating
other gain materials (68). As these emerging technologies continue to mature, and
high-quality on-chip lasers compatible with CMOS fabrication techniques come
to fruition, these devices will fill a critical gap that currently exists in systems




Recent efforts in epitaxial growth of germanium on silicon have used tensile strain
and heavy doping to produce a nearly direct bandgap, and room-temperature
optically pumped lasing has been demonstrated (69).
3.5.1.2 Hybrid lasers.
Other promising techniques have produced electrically-pumped hybrid silicon
lasers, where the optical mode is evanescently coupled to III-V compound semi-
conductors (70).
3.5.1.3 Rare-earth-ion lasers.
Other research efforts are aimed at producing electrically-pumped rare-earth-ion
lasers on silicon (71, 72).
3.5.2 Off-chip compound semiconductor lasers.
More near-term solutions leverage III-V compound semiconductors to produce
efficient external off-chip lasers, and couple the produced light to the silicon chip.
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3.5.2.1 Quantum dot lasers.
Quantum dot lasers, based on III-V compound semiconductor quantum dots, are
capable of producing many narrow-spectrum peaks over an entire wavelength
band that can be used for WDM applications (73). Coupled with broadband
quantum dot semiconductor optical amplifiers, these lasers are capable of pro-
ducing many wavelength channels, with low relative intensity noise, that may be
modulated, transmitted, and received with error-free performance (74). This ap-
proach alleviates packaging complexity of the silicon chip, while simultaneously
minimizing the overall cost and power consumption.
3.5.2.2 Parametric oscillators.
Another potential approach is to use parametric oscillation in silicon nitride mi-
croring resonators to convert an off-chip single-wavelength source to an on-chip
multiple-wavelength WDM comb (75).
3.6 Couplers
Couplers are critical silicon photonic building blocks that allow on-chip devices
to physically interface with off-chip components. In most silicon photonic appli-
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cations, the high index contrast between the silicon core and the silicon dioxide
cladding results in an extremely small optical mode size for single-mode opera-
tion. Although this condition enables very dense integration of silicon photonic
devices, it also makes it challenging to efficiently couple between the optical mode
of the waveguides (with about 0.3-µm × 0.3-µm cross-sections) and single-mode
fibers (with about 10-µm diameters), producing about a 1,000× mismatch in the
cross-sectional area of the optical mode.
Several key challenges exist in developing adequate coupling techniques, in-
cluding insertion loss, integration density, bandwidth density, crosstalk, reflectiv-
ity, and scalability. There are two promising coupling methods that have been
developed for this purpose, using edge (76, 77, 78, 79) and vertical (80, 81, 82)
techniques.
3.6.1 Edge couplers.
Edge coupling may prove the most feasible with 3D integration, since it doesn’t
depend on the availability of the chip surface. There have been several demon-
strations that have leveraged the inverse-taper techniques to expand the optical
mode for efficient edge coupling (76, 77, 78, 79). In several demonstrations, the
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inverse tapers were also evanescently coupled to polymer waveguides to further
expand and guide the optical mode (76, 78), which may not be compatible with
CMOS processing.
Another demonstration has leveraged CMOS-compatible SiON to create effi-
cient spot-size converting waveguide couplers that were used in a multi-channel
coupling to a single-mode fiber array (79). This experimental demonstration has
achieved a 1-dB coupling loss, –35-dB crosstalk with eight-channel coupling. Dur-
ing a four-channel demonstration, 8-Tb/s/mm bandwidth densities were verified
with a 20-µm pitch and 160-Gb/s bandwidths for each channel.
3.6.2 Vertical couplers.
Vertical coupling may prove the most efficient for mass production since it al-
lows the silicon photonic devices to be probed in the wafer state, to verify and
quantify the functionalities before the waver is diced into chips. Efficient vertical
couplers have been proposed and demonstrated using various types of grating
structures (80, 81, 82). Utilizing a lithographically-defined holographic lens, re-
cent efforts have demonstrated being capable of efficiently coupling light from
normal incidence to the chip (82). These holographic lenses experimentally pro-
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duced insertion losses of about 1.5 dB between 1530–1560 nm, with the best
simulated insertion losses of around 0.3 dB.
3.7 Links
Leveraging many of the silicon photonic building blocks already developed for
on- and off-chip communication, there have been several key demonstrations of
transmission links that offer a glimpse of the integration capability available for
building larger-scale photonic systems (21, 83, 84). These demonstrations have
combined many key silicon photonic building blocks to form high-performance
photonic transmission links carrying out more complex functionality in a cohesive
system.
3.7.1 Integrated crystalline silicon microring resonator electro-
optic modulator, crystalline silicon waveguide, and
germanium photodetector.
One of the first demonstrations of a fully-integrated photonic transmission link
combined a crystalline silicon microring resonator electro-optic modulator coupled
to a crystalline silicon waveguide, which then fed into a germanium photodetec-
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tor (83, 84). This photonic link had electrical signaling at the input, feeding the
modulator, as well as electrical signaling at the output, being fed by the photode-
tector. The modulator was also fed a CW lightwave generated using an external
laser source. As shown in Figure 3.51, these transceivers were integrated together
on a single chip, with a high-bandwidth photonic transmission link in between.
Figure 3.51: Scanning-Electron-Microscope Image of Silicon Photonic
Link - Top-view scanning-electron-microscope (SEM) image of the silicon photonic
link comprising a crystalline silicon microring resonator electro-optic modulator,
crystalline silicon waveguide, and germanium photodetector.
As shown in Figure 3.51, the microring resonator of the modulator had a
12-µm diameter, with a lateral PIN junction across the waveguide (83). The
photodetector was about 40-µm long, and consisted of a waveguide-integrated
MSM device, which enables ultra-low capacitances, as low as 2.4 fF, and fast
response times, as low as 8.8 ps (64). The responsivity of this photodetector
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was estimated to be as high as 0.9 A/W. The footprints of the modulator and
photodetector were about 115 µm2 and 125 µm2, respectively, and the silicon
photonic waveguide between the two devices is about 250-µm long.
A 3-Gb/s operation of the link was first demonstrated with a total energy
consumption of 120 fJ/bit (83). This link functioned with a 0.5-V voltage swing
on the modulator and a 1-V voltage bias on the photodetector, making this
link compatible with direct CMOS voltage signaling. In this configuration, open
output eye diagrams were observed.
Our more recent experimental demonstration using this photonic link has in-
cluded measuring error-free operation, and subsequently quantifying the signal
integrity, during 3-Gb/s operation (84). A 2-dB power penalty then was mea-
sured for the entire transmission link, including all of its electrical and photonic
components.
3.7.2 Integrated polymer electro-optic modulator, silicon
nitride waveguide, and germanium photodetector.
A further demonstration of silicon photonic systems with multiple materials in-
cluded low-loss silicon nitride waveguides, polymer-based electro-optic modula-
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4.1 On-chip photonic interconnection network
performance evaluation using power penalty
metrics from silicon photonic modulators
Using the device presented in sections 3.2.1.1 and 3.2.1.2, and depicted in Fig-
ure 3.2, we examined the complex relationship between experimentally-measured
power penalty performance metrics of a silicon photonic modulator, and its broad
impact on the throughput performance of a full-scale on-chip optical intercon-
nection network. Using our physically-accurate network-level simulation envi-
ronment, we further evaluated this impact from hypothetical device performance
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improvements. The results indicated that in order to achieve the highest through-
put, an intricate balance must be reached between modulation rate and device
performance.
4.1.1 Photonic network-on-chip architecture design.
Recent progress in silicon photonic technology has enabled the prospect of high-
performance photonic NoCs, which have become very attractive solutions to the
growing bandwidth and power consumption challenges of future high-performance
chip multiprocessors. The design of the high-performance photonic NoC com-
mences at the individual silicon photonic device and produces a full-scale on-chip
photonic interconnection network.
Our design track for integrating silicon photonic devices in a photonic NoC
architecture is carried out in four phases:
• First, a silicon photonic device is proposed based on a target utility in the
network (e.g., power-efficient electro-optic modulation, broadband electro-
optic switching, wavelength-selective filtering, etc.), and is then designed
based on fundamental physical principles.
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• The device is then fabricated and verified to follow the predicted physical
characteristics (e.g., insertion loss, switching speed, resonance response,
etc.).
• Next, the device is evaluated in a high-performance system-level environ-
ment to demonstrate its viability within the target network architecture,
where valuable system-level performance metrics are extracted (e.g., power
penalty, data rate capability, aggregate bandwidth capacity, etc.).
• Lastly, these performance metrics are inputted into PhoenixSim (85), a
physically-accurate network-level simulation environment, where we evalu-
ate the scalability of this device in a full-scale network architecture.
4.1.2 Bit-error-rate characterization of silicon photonic
microring resonator electro-optic modulator.
We have studied the system-level performance impact of a photonic NoC archi-
tecture from varying experimentally-extracted power penalty measurements of a
silicon microring resonator electro-optic modulator (86). We further examined
how the network performance is improved with improved power penalty perfor-
mance metrics.
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The silicon microring resonator electro-optic modulator characterized for this
work is comprised of a microring resonator coupled to a waveguide, discussed in
sections 3.2.1.1 and 3.2.1.2, and depicted in Figure 3.2. A high-speed electrical
data signal driving the modulator encodes the data onto a single optical wave-
length channel. This electro-optic modulating phenomenon is described by the
plasma-dispersion effect, arising from the presence of electrical carriers in the mi-
croring resonator, blue-shifting its resonance response. A light source is injected
into the device on resonance, and the resonance is electrically toggled, producing
the modulated optical data signal. The modulator was fabricated using EBL and
RIE (35).
Using the experimental setup described in section 3.2.1.1 and depicted in
Figures 3.3 and 3.4, we have performed the first BER measurements for this
device at varying modulation rates, between 5 and 12.5 Gb/s, and recorded the
corresponding eye diagrams at the output of the chip, shown in Figure 4.1. We
have also observed error-free operation (defined as having BERs less than 10−12)
for all validated modulation rates (32, 33, 34). The resulting BER curves and eye
diagrams confirm that the data signal integrity degrades when the modulation
rate is increased.
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Figure 4.1: Bit-Error-Rate Curves for Varying Data Rates Using Sil-
icon Photonic Microring Resonator Modulator - Measured bit-error-rate
curves for 5-, 7.5-, 10-, and 12.5-Gb/s modulation rates using the silicon microring
resonator electro-optic modulator, with corresponding output eye diagrams.
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4.1.3 Power penalty comparative analysis of silicon pho-
tonic microring resonator electro-optic modulator.
Using the aforementioned BER measurements, we determine the power penalty
(the degradation in receiver sensitivity incurred by the device) associated with
varying the modulation rate from 5 to 12.5 Gb/s, and show the results in Fig-
ure 4.2. Using correlated experimentally-measured power penalty results of a
commercial LiNbO3 electro-optic MZM (32, 33, 34), the prevalent commodity in
the telecommunications industry, we plot its relative power penalty performance
relative to the silicon modulator, shown in Figure 4.2. We set the 5-Gb/s modula-
tion of the LiNbO3 as the back-to-back case with 0-dB power penalty. There are
several advancements that can be made to improve the data signal integrity gen-
erated by the silicon modulator, improving its power penalty performance, such
as optimizing the pre-emphasis driving circuit (critical component for achieving
such high modulation rates) for this particular device. Using a more complex
driving voltage waveform, we can further improve the extinction ratio of this de-
vice. In this study, we are assuming that the on-chip receivers will have similar
characteristics to the one used in the power penalty measurements.
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Figure 4.2: Power Penalty Results for Varying Data Rates Using Sil-
icon Photonic Microring Resonator Modulator - Measured power penalty
associated with operation of the silicon microring resonator electro-optic modula-
tor, for 5-, 7.5-, 10-, and 12.5-Gb/s modulation rates, correlated with measured
power penalty of the LiNbO3 electro-optic MZM. The 5-Gb/s modulation rate of
the LiNbO3 modulator is set as the back-to-back case. A second-order polynomial
interpolation is used between the data rates.
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4.1.4 Network architecture.
The silicon microring resonator electro-optic modulator is a ubiquitous device
within many proposed photonic interconnection networks. One such network
leverages the TorusNX topology, which was previously proposed in (87). It is
designed to mimic the connectivity of a folded torus for transmitting wavelength-
parallel messages. Each wavelength channel of the wavelength-parallel message
can be independently generated by a uniquely-tuned modulator. Figure 4.3a
depicts a 4×4 TorusNX topology, which is used to connect 16 communicating
nodes. Pairs of high-bandwidth waveguides are used to form bidirectional trans-
mission lines to connect gateways, and 4×4 non-blocking switches throughout the
network, shown in Figures 4.3b and 4.3c, respectively.
The gateway is the network component through which a node sends and re-
ceives messages on the photonic network, while the 4×4 non-blocking switch facil-
ities the routing of optical signals through the network. Both of these components
contain microring resonator structures for manipulating the flow of wavelength-
parallel messages, including broadband switches and modulators.
In this work, we assume a 16×16 TorusNX topology with 256 nodes. Net-
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Figure 4.3: 4×4 TorusNX Topology - (a) A 4×4 TorusNX topology, with pairs
of waveguides connecting the gateways (labeled G) and 4×4 non-blocking switches
(labeled X ). (b) Layout of the gateway. (c) Layout of the 4×4 non-blocking switch.
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work resources are provisioned using circuit switching, which reserves a complete
high-bandwidth end-to-end transmission path before any optical data is sent.
Dimension-ordered routing is used to determine the routing of the path. We
saturate the network with uniform-random traffic using 10-kb messages.
4.1.5 Network performance.
We determine the resulting network throughput for the measured power penalty
characteristics of the silicon modulator, and examine how this throughput is
improved with hypothetical improvements to the device. We examine three per-
formance cases: the original measured silicon modulator power penalty perfor-
mance, as shown in Figure 4.2, a hypothetical 0.5-dB power penalty improvement
over the original, across all data rates, and a hypothetical 1.0-dB power penalty
improvement over the original.
To simulate the network performance, the maximum number of wavelength
channels allowed in the network is determined. The relationship between the
number of wavelength channels that the photonic network can support, n, the
optical power budget, PBudget, and insertion loss of the network, ILMax, was
described. Here, we use the design equation:
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PBudget ≥ ILMax + 10 · log10n+ PPMod (4.1)
The additional term, PPMod, accounts for the power penalty variations of the
silicon modulator. This effectively normalizes each network configuration to the
performance of the modulator, critical for the total system performance.
Using our simulation environment, the worst-case insertion loss of the 16×16
TorusNX topology is determined to be 19.93 dB, with assumed insertion loss
parameters in Figure 4.4. A 40-dB optical power budget is assumed. Given the
relationship between the modulation rate and power penalty, shown in Figure 4.2,
we plot the number of wavelength channels allowed by the network as a function
of the modulation rate, as shown in Figure 4.5. The results confirm the large
improvement in wavelength parallelism as we improve the performance of the
modulator.
With the calculated wavelength utilization and assumed modulation rate, we
determine the network-level throughput that will be exhibited by the 16×16
TorusNX topology, as shown in Figure 4.6. Within the simulated parameter
range, each set of modulator parameters exhibits a performance maxima at ap-
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Figure 4.4: Simulation Parameters for Insertion Loss Analysis - Assumed
simulation parameters for the insertion loss analysis.
proximately the same modulation rate. The total network throughput increases
with device improvement, with peaks at 9.6 Tb/s for the original case, 10.1 Tb/s
for the 0.5-dB improvement, and 10.6 Tb/s for the 1.0-dB improvement. This
trend translates closely to a 0.5-Tb/s improvement in network performance for
each 0.5 dB in power penalty improvement. Furthermore, the performance of
each modulator case peaks at about the same modulation rate, between approx-
imately 7.5 and 8 Gb/s. Beyond 8 Gb/s, the higher power penalties supersede
the advantages gained from faster modulation rates, causing a degradation in
network-level performance.
In this work:
• We have established the causality between performance of a silicon pho-
162
4.1 On-chip photonic interconnection network performance evaluation
using power penalty metrics from silicon photonic modulators
Figure 4.5: Number of Allowed Wavelength Channels for Varying Mod-
ulation Rates in 16×16 TorusNX Topology Using Silicon Photonic Mi-
croring Resonator Modulator - Number of allowed wavelength channels for a
wavelength-parallel data signal in a 16×16 TorusNX topology as a function of the
modulation rate of the silicon microring resonator electro-optic modulator.
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Figure 4.6: Network Throughput for Varying Modulation Rates in
16×16 TorusNX Topology Using Silicon Photonic Microring Resonator
Modulator - Network throughput of a 16×16 TorusNX, including variations in
power penalty, as a function of the modulation rate of the silicon microring res-
onator electro-optic modulator.
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tonic modulator and the total performance of a full-scale on-chip optical
interconnection network.
• The results demonstrate a critical deviation from the conventional wisdom
of photonic NoC design, indicating that throughput optimization is not
simply achieved with increased modulation rates, but requires a balance
between physical and system-level performance metrics.
4.2 3D silicon photonics for high-performance
chip multiprocessors
Integrated photonics has been slated as a revolutionary technology with the po-
tential to mitigate the many challenges associated with on- and off-chip electrical
interconnection networks. To date, all proposed chip-scale photonic interconnects
have been based on the crystalline silicon platform for CMOS-compatible fabri-
cation. However, maintaining CMOS compatibility does not preclude the use of
other CMOS-compatible silicon materials such as silicon nitride and polycrys-
talline silicon. Through various efforts, we investigated using devices based on
these deposited materials to design photonic networks with multiple layers of op-
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tical devices. We applied rigorous device optimization and insertion loss analysis
on various network architectures, demonstrating that multi-layer photonic net-
works can exhibit dramatically lower total insertion loss, enabling unprecedented
bandwidth scalability. We showed that significant improvements in waveguide
propagation and waveguide crossing insertion losses resulting from using these
materials enabled the realization of topologies that were previously not feasible
using only the single-layer crystalline silicon approaches.
4.2.1 Photonic network-on-chip architectures using multi-
layer deposited silicon materials.
Performance scalability of the CMP is becoming increasingly constrained by limi-
tations in power dissipation, chip packaging, and the data throughput achievable
by the on-chip interconnection networks. The interconnection networks of the
CMP have become a substantial determinant to overall system performance, since
they serve as the communication links between pairs of cores, and provide the
means to connect cores to off-chip I/Os and memory. Interconnection networks
are being designed with larger datapath widths and higher signaling frequencies
to meet the requirements of certain communication-bound applications; however,
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the power dissipation of electronic links tends to scale with throughput perfor-
mance, causing a remarkable increase in overall chip power dissipation. Past stud-
ies have indicated that over half the dynamic power in some high-performance mi-
croprocessors is dissipated by the interconnects (88). These performance trends,
combined with the thermal limitations of current chip-packaging technologies,
have created the challenge of finding new solutions that can supply enough band-
width to all the processing cores while maintaining a sustainable power dissipation
level.
One highly attractive solution for solving the power and performance bottle-
necks of on-chip interconnects is silicon photonics for its many performance and
economic advantages. Photonic systems can achieve extremely high bandwidth
densities through WDM, where multiple wavelength-parallel optical data streams
are transmitted in a single optical waveguide. Additionally, photonic switches and
waveguides do not consume power per bit or per distance because, in contrast
with electronics, they are bit-rate transparent.
The current scope of silicon photonic interconnect designs proposed by the re-
search community (27, 89, 90, 91, 92, 93) use a single layer of crystalline silicon for
all optical waveguides and devices to maintain CMOS compatibility. While many
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of these designs showed that optical data transmission can substantially enhance
overall system performance, there are several challenges inherent to this platform
including insertion loss from waveguide propagation and waveguide crossings, and
optical nonlinearities such as TPA, and the resulting FCA and FCD (94).
To date, no proposed designs have included the use of other optical materials
that exist in the CMOS process, such as silicon nitride and polycrystalline silicon.
These materials offer unique optical properties that could potentially improve
the performance of photonic interconnect designs. Because these materials can
be deposited, they are able to be monolithically stacked into multiple photonic
layers analogous to metal wiring. This extra dimension of design freedom was
previously unavailable to chip-scale photonic interconnect designs based on single-
layer crystalline silicon. Additionally silicon nitride as a waveguiding material
can exhibit lower linear propagation loss and nonlinear loss mechanisms than
crystalline silicon.
We have discussed the background and steps needed for multi-layer architec-
tures, from materials to devices and topologies (95). We have explored various
CMOS silicon materials available for photonic interconnect design, and identified
their strengths and weaknesses compared to the traditional crystalline silicon-on-
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insulator platform. We described the various improved devices that can be created
from combining different materials, and how they can be connected to produce
fundamental network functionalities such as modulation, switching, and detec-
tion. We then investigated the impact of using multi-layer devices on wavelength-
routed architectures using insertion loss analysis. We then applied a similar analy-
sis to broadband-switched architectures, with switch optimization for minimizing
insertion loss. The results indicated that using multi-layer networks reduces the
insertion loss and the required laser power, which in turn enabled both the use
of more wavelength channels for higher network bandwidth, and the realization
of topologies previously not feasible using the single-layer networks.
4.2.2 3D material stack.
An optical layer consists of a high-refractive-index core material sandwiched be-
tween lower-index cladding layers. The cladding provides a buffer to keep the
light confined to the waveguide core. Multiple optical layers can be stacked with
a buffer layer of cladding material in between them. The thickness of the buffer
controls the optical coupling between the layers, in the same way a horizontal
gap is used between a single-layer waveguide coupling to a microring resonator.
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One benefit of multi-layer integration is that deposition of these materials can be
controlled accurately to the nanometer scale, which is prohibitively difficult and
expensive for lithographically-defined single-layer gaps.
The material stack considered in this work, as depicted in Figure 4.7 contains
three optical layers: an active polycrystalline silicon layer sandwiched between
two silicon nitride waveguiding layers, with silicon dioxide cladding in between the
layers. This approach provides an active layer (used for switching, photodetec-
tion, and modulation) coupled to two bus waveguide layers which do not interact
with each other. There is no fundamental limitation on how many layers one
could use, given an architectural need for them, since each layer is deposited and
each buffer layer is flattened using CMP.
4.2.3 3D silicon photonic devices.
Using the 3D material stack described in section 4.2.2, we can construct novel 3D-
integrated silicon photonic devices, and compare them to the original single-layer
approach.
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Figure 4.7: Cross-Sectional View of 3D Silicon Photonic Stack - Cross-
sectional view of vertically-stacked optical link. Two orthogonal silicon nitride
bus waveguides are shown above and below of an electrically-active region which
consists of polycrystalline silicon or germanium.
4.2.3.1 3D-integrated waveguide crossings.
We first construct the waveguide crossing for both types of integration, as de-
picted in Figure 4.8. We notice that for the single-layer approach, this waveguide
crossing comprises a physical intersection of two crystalline silicon waveguides,
which will produce a significant amount of insertion loss, as described in section
3.1.1.
The 3D-integrated approach produces waveguide crossings that are performed
strictly out of plane, with no physical intersection between the two silicon nitride
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waveguides. This latter approach potentially has no contribution to the insertion
loss in the transmission system, enabling for more exotic and scalable photonic
interconnection networks.
Figure 4.8: Waveguide Crossing for Both Types of Integration - Sili-
con photonic waveguide crossings utilizing crystalline silicon for the single-layer
approach, and integrating silicon nitride (as depicted in Figure 4.7) for the 3D-
integrated approach.
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4.2.3.2 3D-integrated modulators.
As depicted in Figure 4.9, we are able to construct an electro-optic microring res-
onator modulator using both types of integration. For the single-layer approach,
this comprises a crystalline silicon waveguide coupled to a crystalline silicon mi-
croring resonator, forming a modulator similar to the one depicted in Figure 3.2.
For the 3D-integrated approach, we first couple the light between the input
silicon nitride waveguide and a polycrystalline silicon waveguide, which is then
coupled to a polycrystalline silicon microring resonator. The output port of this
3D-integrated modulator then couples back into the output silicon nitride waveg-
uide. For the modulator, the 3D-integrated approach adds some complexity to
the device, coupling between two layers, but is able to take advantage of the best
properties of each material.
4.2.3.3 3D-integrated switches.
We are able to achieve broadband switching functionality using electro-optic mi-
croring resonator switches constructed with both types of integration, as depicted
in Figure 4.10. For the single-layer approach, this is accomplished using two in-
tersected crystalline waveguides each coupled to a crystalline silicon microring
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Figure 4.9: Modulator for Both Types of Integration - Silicon photonic
modulators utilizing crystalline silicon for the single-layer approach, and integrating
silicon nitride with polycrystalline silicon (as depicted in Figure 4.7) for the 3D-
integrated approach.
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resonator. During the switching, the optical signal can either bypass the micror-
ing resonator and leave on the through port, or go through the microring resonator
and leave on the drop port, similar to the configuration depicted in Figure 3.32.
For the 3D-integrated approach, the input silicon nitride waveguide is ver-
tically coupled to a polycrystalline silicon microring resonator, which is then
coupled to an output silicon nitride waveguide. Here, an incoming optical signal
can also either bypass the microring resonator, leaving on the through port, or
vertically couple through the microring resonator to an output waveguide, and
leave on the drop port. Again, the 3D-integrated switch adds some complexity to
the design, but is able to take advantage of the best properties of each material.
4.2.3.4 3D-integrated photodetectors.
Lastly, we can also construct the photodetector using both types of integration,
as depicted in Figure 4.11. For the single-layer approach, this is performed with
an input crystalline silicon waveguide coupled to a crystalline silicon microring
resonator, which is then coupled to an output crystalline silicon waveguide. Here,
the microring resonator acts as a passive WSS, selecting a single wavelength chan-
nel to be detected. The output waveguide has a slab of germanium evanescently
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Figure 4.10: Switch for Both Types of Integration - Silicon photonic
switches utilizing crystalline silicon for the single-layer approach, and integrat-
ing silicon nitride with polycrystalline silicon (as depicted in Figure 4.7) for the
3D-integrated approach.
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coupled to it for absorption of the optical signal encoded on that wavelength
channel.
There are two different approaches for constructing a photodetector using
3D-integrated methods. Version 1 comprises the input silicon nitride waveguide
that is coupled to a polycrystalline silicon waveguide, which is then coupled to
a polycrystalline silicon microring resonator. Here, the microring resonator can
act as both the passive WSS, and as an active photodetector (7). Version 2
has the same configuration as version 1, except instead of utilizing the microring
resonator as a passive WSS and photodetector, it is instead used as an active
WSS, dynamically choosing when to select the single wavelength channel to be
detected. In this 3D-integrated version 2, the microring resonator is coupled
to an output polycrystalline silicon waveguide that has a slab of germanium
evanescently coupled to it for absorption of the optical signal encoded on that
wavelength channel.
4.2.4 3D silicon photonic device arrays.
Concatenating the silicon photonic devices described in section 4.2.3, we are able
to construct silicon photonic device arrays performing complex functionalities.
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Figure 4.11: Photodetector for Both Types of Integration - Silicon pho-
tonic photodetectors utilizing crystalline silicon and germanium for the single-layer
approach, and integrating silicon nitride with polycrystalline silicon and germanium
(as depicted in Figure 4.7) for the 3D-integrated approaches.
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We are able to deduce scalability of these device arrays based on the performance
of the individual devices.
4.2.4.1 3D-integrated waveguide crossing matrices.
We first concatenate the waveguide crossings depicted in section 4.2.3.1 to form
the waveguide crossing matrix for both types of integration, depicted in Figure
4.12. We notice that the same properties from the individual devices carry over
to the matrices. The single-layer approach now has many intersecting crystalline
silicon waveguide crossings that will further contribute to the insertion loss, while
the 3D-integrated approach avoids all physical waveguide crossings by leveraging
silicon nitride waveguides that intersect out of plane, not adding to the insertion
loss.
4.2.4.2 3D-integrated modulator arrays.
We can concatenate the modulator devices from section 4.2.3.2 to form modula-
tor arrays for each type of integration, as shown in Figure 4.13. The single-layer
approach is very straightforward using a crystalline silicon waveguide and micror-
ing resonators, and produces all the functionality described in section 3.2.2. The
3D-integrated approach couples input and output silicon nitride waveguides to a
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Figure 4.12: Waveguide Crossing Matrix for Both Types of Integration
- Silicon photonic waveguide crossing matrices utilizing crystalline silicon for the
single-layer approach, and integrating silicon nitride (as depicted in Figure 4.7) for
the 3D-integrated approach.
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polycrystalline silicon waveguide that is coupled to polycrystalline silicon micror-
ing resonators–the coupling between the two different materials only occurs the
two times, independent of how many microring modulators this array utilizes.
4.2.4.3 3D-integrated switch matrices.
We can implement simple switch matrices performing complex functionalities
using the devices described in section 4.2.3.3, as depicted in Figure 4.14. By con-
catenating the broadband 1×2 switch in both directions, we form switch matrices
implementing N×N non-blocking crossbar functionalities. For the single-layer ap-
proach, we see many crystalline silicon waveguide crossings for the path with the
highest insertion loss. For the 3D-integrated approach, implemented using the full
3D material stack depicted in Figure 4.7, we see no in-plane waveguide crossings
for any path through the switch matrix.
4.2.4.4 3D-integrated photodetector arrays.
Lastly, we concatenate the photodetectors from section 4.2.3.4 to construct pho-
todetector arrays for both types of integration, shown in Figure 4.15. The single-
layer approach utilizes a series of crystalline silicon microring resonators coupled
to a crystalline silicon waveguide, with germanium slabs at the drop ports of
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Figure 4.13: Modulator Array for Both Types of Integration - Silicon
photonic modulator arrays utilizing crystalline silicon for the single-layer approach,
and integrating silicon nitride with polycrystalline silicon (as depicted in Figure 4.7)
for the 3D-integrated approach.
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Figure 4.14: Switch Matrix for Both Types of Integration - Silicon pho-
tonic switch matrices utilizing crystalline silicon for the single-layer approach, and
integrating silicon nitride with polycrystalline silicon (as depicted in Figure 4.7)
for the 3D-integrated approach.
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the microring resonators for absorption of the optical signals. This configuration
has already been demonstrated in previous work (64). For the 3D-integrated
approaches, polycrystalline silicon microring resonators are each either used as
the passive WSS and photodetector, as depicted in version 1, or as an active
WSS sending the optical signal into the germanium photodetector, as depicted
in version 2. The two versions of the 3D-integrated approach are desirable for
different photonic interconnection network architectures, and we have examined
both types for completeness.
4.2.5 Monolithic multi-layer silicon photonic device inte-
gration.
Experimental demonstrations of multi-layer silicon photonic systems have in-
volved crystalline silicon waveguides on one photonic plane vertically coupled
to polycrystalline silicon microring resonators on another photonic plane (96),
and crystalline silicon waveguides vertically coupled to amorphous silicon (a-Si)
waveguides in a low-loss and compact coupler (40). These are critical experi-
mental validations of deposited silicon photonic devices that are monolithically
integrated with low-loss silicon photonic waveguides.
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Figure 4.15: Photodetector Array for Both Types of Integration - Silicon
photonic photodetector arrays utilizing crystalline silicon and germanium for the
single-layer approach, and integrating silicon nitride with polycrystalline silicon
and germanium (as depicted in Figure 4.7) for the 3D-integrated approaches.
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A further demonstration of silicon photonic systems with multiple materials
included low-loss silicon nitride waveguides, polymer-based electro-optic modula-
tors, and polycrystalline germanium photodetectors, also fabricated using CMOS-
compatible processes (21). Additional demonstrations have included monolithic
integration of silicon nitride waveguides with germanium photodetectors (97).
Using deposited silicon materials for guiding and switching light can have a
significant impact on optical signal integrity, depending on the network architec-
ture or topology. We have analyzed how deposited materials affect the optical
power budget and the insertion loss for a variety of proposed photonic network ar-
chitectures (95). Though we did not compare these architectures to each other, we
analyzed the trade-offs and benefits of using deposited materials. Each network
was capable of connecting 64 network access points, disregarding access point
concentration. We also assumed a 2-cm × 2-cm chip to calculate propagation
distances, which constrains some of the networks.
We divided these architectures into two categories: wavelength-routed and
broadband-switched. First, the relevant issues associated with the analysis of a
photonic network’s optical power budget were discussed.
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4.2.6 Optical power budget and insertion loss.
The optical power budget determines how much laser power must be allocated to
overcome insertion loss through the photonic network, ensuring that the optical
signal is able to be reliably detected. The larger this value, the more insertion loss
we can tolerate, and the larger we can scale the network. Figure 4.16 shows the
physical-layer constraints that determine the optical power budget. The amount
of optical power that we can inject into the network is limited by the amount of
optical power we can feasibly inject into the waveguide, modulator, and switch,
which is different for each material.
Figure 4.16: Optical Power Budget Parameters for Both Types of Inte-
gration -
We defined the limit as the power that will generate 1016 cm−3 electrons
and holes caused by TPA (94), since carrier concentrations on the order of
1017 cm−3 are typically used to operate the devices. This will generate loss
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from FCA, causing propagation loss in waveguides and resonance broadening
in microring resonators. More importantly, it will also cause instability in the
resonance wavelength due to the refractive index blue shift from FCD. We factored
in the free-carrier lifetime in the different materials (500 ps in crystalline silicon,
200 ps in polycrystalline silicon) and the optical power buildup in the different
resonators (180× in the modulator, 2× in the switch), to determine the final
maximum power threshold.
The photodetector sensitivity determines the optical power that must reach
the receiver, which is also different for the two material systems. For both cases,
we assume the receiver circuit requires a peak current ≥ 20µA for error free
operation (BER < 10−12) (98). For the single-layer germanium photodetector,
we assumed a responsivity of 1 A/W, which then requires peak optical power
≥ 20µW or average received power ≥ 10µW. For the polycrystalline silicon pho-
todetector, we assumed a responsivity of 0.5 A/W, requiring an average received
power ≥ 20µW.
The optical power budget is the difference between maximum power injected
and the photodetector sensitivity. Depending on the network architecture, the
maximum power injected is constrained by the waveguide itself, the first modu-
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lator, or the first switch that is encountered.
Once we establish our optical power budget, we can then determine the maxi-
mum insertion loss through the network. If this insertion loss exceeds our optical
power budget, we are not able to feasibly inject and extract enough optical power
to properly transmit and recover the optical data. If we allocate enough op-
tical power budget to account for this insertion loss, we are able to establish a
successful optical transmission link. If our optical power budget exceeds the max-
imum insertion loss through the network, the excess optical power may be used to
increase wavelength parallelism by increasing the number of utilized wavelength
channels. This is accomplished by injecting the minimum power required to over-
come insertion loss for each wavelength channel, while keeping the total injected
power below the nonlinear threshold. These relationships are described by:
P dBBudget = P
dBm
Injected − P dBmExtracted (4.2)
P dBBudget ≥ P dBLoss + 10 · log10(Nλ) (4.3)
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injected optical power, P dBmExtracted is the extracted optical power, P
dB
Loss is the max-
imum insertion loss, and Nλ is the number of wavelength channels. From this,
we observe that for a given optical power budget, a network which has less in-
sertion loss is able to use more wavelength channels in a single guiding medium,
increasing the aggregate bandwidth in the optical link.
The maximum insertion loss through the network is very much dependent on
the performance of individual silicon photonic devices. The insertion losses of
these devices are listed in Figure 4.17 for both types of integration. This includes
insertion loss associated with waveguide propagation, crossing, and bending, as
well as insertion loss effects of the modulator, filter, and couplers. These pa-
rameters will be used for the remainder of the insertion loss analyses in this
work, unless otherwise stated where specialized devices are modeled as required
to realize some specific functionalities.
4.2.7 Evaluation of wavelength-routed architectures.
4.2.7.1 Insertion loss of wavelength-routed architectures.
Wavelength-routed architectures use WDM for arbitrating and routing messages
to different access points. Typically, one of two methods is used: SWMR or
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Figure 4.17: Optical Device Insertion Loss Parameters for Both Types
of Integration -
MWSR. An example of a simple SWMR bus would be implemented by one ac-
cess point modulating a single wavelength, and each other access point having a
filter/photodetector for that wavelength channel that can be selectively activated
for detection (arbitrated separately). An example of a simple MWSR bus would
be implemented by one access point being able to modulate any wavelength chan-
nel, each of which corresponds to a different access point’s receiver. In this case,
the access points arbitrate for write permission to a destination. Typically, mul-
tiple waveguides are used to increase the bandwidth between access points, and
a serpentine layout is common for avoiding waveguide crossings while reaching
every access point.
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4.2.7.2 Corona.
The Corona network (89) is one example of a wavelength-routed architecture
which uses an optical token ring to arbitrate a massive MWSR crossbar imple-
mented with one million microring resonators and 256 serpentine waveguides.
Because it uses MWSR buses, all modulators must have their off state (not in-
jecting carriers) as off resonance, so that modulated signals from other access
points can pass by on their way to the photodetector bank. One critical design
choice for these devices is how large the spectral shift should be between the off -
state modulator resonance and the wavelength channel. The farther away the
resonant peak, the lower the off-resonance through port loss (from the tail of the
resonance), which is critical for a MWSR bus, but more power is required since
the resonance is shifted farther. For Corona, this modulator is slightly different
than the one listed in Figure 4.17, being optimized for a low through port loss.
Figure 4.18 shows the worst-case insertion loss along one crossbar path for
different amounts of resonant shift (in modulator response linewidths), for quality
factors of 15,000 for the microring resonators of the modulators. As shown by the
modulator optical power limit, a resonant shift of at least two linewidths is needed
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for the network to be feasible without incurring too much off-resonance insertion
loss. Note that the multi-layer version has slightly more insertion loss, mostly
due to the propagation loss of the polycrystalline silicon waveguides when passing
through the modulators, and the coupling to the silicon nitride waveguides at each
crossbar group.
Figure 4.18: Corona Maximum Insertion Loss Through Network - Corona
worst-case insertion loss versus modulator resonance shift in linewidths.
193
4. PHOTONIC INTERCONNECTION NETWORKS
Adhering strictly to Corona’s design with four bundled waveguides per chan-
nel and a single power waveguide sourcing each channel, Figure 4.19 shows re-
quired injected power to source the entire crossbar with quality factors of 15,000
and three linewidth shift modulators. Since we chose appropriate modulators
such that the insertion loss falls under the modulator power optical limit, the
total injected power in the power waveguide will ultimately limit the number of
wavelength channels that is able to be used in each crossbar waveguide. Because
the nonlinear threshold in silicon nitride waveguides is significantly higher than
in crystalline silicon, this allows the multi-layer Corona network to use 39 wave-
length channels, compared to seven wavelength channels using the single-layer
approach, a 457% improvement, despite the multi-layer version exhibiting more
insertion loss.
4.2.7.3 Firefly.
The Firefly network (91) was proposed to reduce the complexity of a wavelength-
routed architecture to save power and area by using electrical links for local
communication and a serpentine photonic layout for global communication. One
important difference of Firefly from Corona is that it uses SWMR buses instead of
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Figure 4.19: Corona Total Injected Optical Power - Corona injected optical
power required versus number of wavelength channels, limited by the nonlinear
threshold.
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MWSR, arbitrated by separate reservation channels. This means that it requires
tunable filters which are off by default to save power, and can shift onto resonance
to detect a signal. Because these filters need to be as small as possible (to
maximize their FSR) with a silicon slab (for electrical actuation), these filters
will have a relatively high amount of loss (about 20 dB/cm) due to radiation. We
can design the filter to trade-off through port loss for drop port loss by varying
the amount of resonant shift from off to on state. If the resonance peak in the off
state is farther away from the wavelength of light, making the through loss lower,
it will take more injected carriers to shift it back to the on state, which incurs more
loss when dropping the wavelength. For Firefly, we investigate the design of this
critical component instead of using the passive filter listed in Figure 4.17. Also,
since tunable filters are required, the polycrystalline silicon filter/photodetector
cannot be used, and we use the same germanium photodetector scheme for both
the single- and multi-layer implementations.
Figure 4.20 shows the worst-case insertion loss for one assembly channel in
Firefly versus filter resonance shift for filters with different quality factor values.
First, we notice an optimal point for each curve as through port loss is traded
for drop port loss. Unfortunately, even though resonators with large quality
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factors could be supported in terms of insertion loss, the optical power in a
single modulator limits the maximum insertion loss to 18 and 17 dB for single-
and multi-layer integration, respectively. This means that the only microring
resonators that are feasible here are ones with quality factors of 5,000.
Figure 4.20: Firefly Maximum Insertion Loss Through Network - Firefly
worst-case insertion loss versus filter resonance shift for microring resonators with
different quality factors. Lines stop when the quality factor cannot be maintained.
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Though searching for the optimal lowest insertion loss point will save on laser
power by requiring less injected optical power, using higher resonant shift dis-
tances will require larger wavelength channel spacing. We define the required
channel spacing as:
δSpacing = 6 ∗ δLinewidth + δShift (4.4)
This maintains six linewidths of channel spacing at all times (regardless of the
shifting), which guarantees less than –20 dB of filter crosstalk. Figure 4.21 shows
the number of wavelength channels, limited by both insertion loss and wavelength
channel spacing. However, both of these values are ultimately limited to the
modulator optical power limit, for both single- and multi-layer networks, to 27
wavelengths. The multi-layer network does have slightly lower insertion loss of
16.9 dB over the single-layer network, which has 17.8 dB, an 18.7% improvement
in injected power.
4.2.7.4 Clos.
A photonic Clos network can also be implemented using WDM (90), trading off
electrical hops for optical complexity. Using multiple waveguides, it can be sim-
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Figure 4.21: Firefly Number of Wavelength Channels - Number of wave-
length channels possible in optical power budget versus resonance shift, ultimately
limited by modulator power and the free spectral range.
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ply laid out in a U shape to create photonic point-to-point links in a three-stage
Clos. Designed using standard modulators and passive filters/photodetectors,
this design has low complexity and low insertion loss. Figure 4.22 shows a coarse
insertion loss breakdown for both single- and multi-layer implementations. The
two integration methods are nearly identical because, even though silicon nitride
has lower propagation loss, there is insertion loss to couple to the local polycrys-
talline silicon waveguides, which also have higher propagation loss. The multi-
layer network does save in loss because it does not have passive filters which incur
a drop port loss, since it uses a single polycrystalline silicon microring resonator
for filtering and detecting. However, since the photodetector sensitivity of a poly-
crystalline silicon photodetector is 3 dB higher than a germanium photodetector,
the multi-layer network would need to inject 96% more power than the crys-
talline silicon version, which directly reflects the 2× difference in photodetector
responsivity.
4.2.8 Evaluation of broadband-switched architectures.
We have also investigated photonic network architectures which use broadband
comb switches to spatially cohesively route all wavelength channels in a waveguide
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Figure 4.22: Clos Maximum Insertion Loss Through Network - Multi-
layer devices trade lower filtering insertion loss and lower propagation loss for
added coupling loss (included in propagation) to effectively even out against the
single-layer devices.
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to their destination. To correctly design the microring resonators used in these
switches, we must consider the trade-offs between microring resonator radius (and
therefore wavelength channel spacing), through and drop port insertion loss, area,
and the FSR of the modulators being used. In these networks, the worst-case
insertion loss of the network dictates the optical power budget needed by a single
wavelength channel as well as the number of wavelength channels that can be
used. First, we will briefly describe the design space of 1×2 broadband comb
switches that applies to both single- and multi-layer approaches, which we will
use later in our analysis of different networks.
4.2.8.1 Switching logic.
The switch can be designed to operate in one of two possible modes shown in
Figure 4.23, which we designate switch logic 1 (SL1) and switch logic 2 (SL2).
In the SL1 scheme, the diode is off when the signal is sent to the drop port and
is switched on to change to the through port (52). This device is easier to design,
because critical coupling is set when the diode is off and no free carriers are in
the device. However, power is consumed in any switch sending its signal to the
through port. This is detrimental in networks where the majority of switches are
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set to their through state.
In the alternate SL2 scheme, the device is normally transparent to the optical
signal, which is designed to pass the signal to the through port when off and to the
drop port when the diode is turned on. This is advantageous in terms of power
consumption if switches spend most of their time in the through state. However
ILDrop can be degraded substantially due to free-carrier losses when the diode is
on. This type of device is more challenging to design and experimentally demon-
strate because the resonant wavelength and critical coupling condition must be
determined for a precise carrier concentration when the diode is on.
We have optimized the switch design across a wide parameter space. The
radius r is set to place a resonance at the desired wavelength, for example 1550
nm. (For SL2 devices, the resonant wavelength must be set for a particular carrier
concentration in the device.) In all cases we set the coupling such that Q=15,000
to match the assumed modulator Q, which avoids the speed being limited by the
photon lifetime for data rates up to ≈ 15 Gb/s. We then sweep the parameters of
the FSR, input coupling, output coupling, and carrier concentration in order to
determine ILThrough, ILDrop, and ERDrop for each design. Note that ERThrough
can be arbitrarily high in simulation. Additionally, the switch hold power can be
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Figure 4.23: Spectra of Resonant Response for Broadband Switch Model
- Example of WDM comb switch modeling. Here we show one wavelength channel,
which is repeated every wavelength spacing (or switch FSR). Here FSR = 1 nm,
α = 2 dB/cm, and Q = 15000. Left: transmission spectra for the switch logic 1
scheme, designed for minimum ILThrough. The diode is off (not consuming power)
when the signal is passed to the drop port. Here t1 = 0.8502, t2 = 0.8786, and
the charge concentration when on is 3.2× 1017 cm−3. For this design, ILThrough =
−0.218 dB, ILDrop = −0.992 dB, and ERDrop = −16.8 dB. Right: transmission
spectra for the switch logic 2 scheme. The diode is off (not consuming power) when
the signal is sent to the through port. Here t1 = 0.8502, t2 = 0.9168, and the charge
concentration when on is 1.5 × 1017 cm−3. For this design, ILThrough = −0.156
dB, ILDrop = −2.729 dB, and ERDrop = −15.1 dB.
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determined by:
POn = VOn × IOn = VOn × q
τfc
(4.5)
Here, VOn is the on-state voltage, q is the charge injected to switch states,
and τfc is the free-carrier lifetime. The insertion loss values can then be used to
determine the best device design for any given network architecture.
4.2.8.2 Insertion loss of broadband-switched architectures.
We have investigated four different broadband-switched architectures and topolo-
gies: Phastlane, the circuit-switched mesh, the circuit-switched non-blocking
torus, and finally the circuit-switched matrix crossbar.
4.2.8.3 Phastlane.
The first broadband network we will investigate is Phastlane (93), which was de-
signed to provide in-flight routing for optical signals for low-latency transmission.
It accomplishes this by reading off precomputed header wavelengths in a control
waveguide to route separate data channels. One issue with this network is that
the number of switch hops the data can travel optically is limited to the number
of wavelengths that can be used in the control channels. Since the control bits
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are read and retransmitted every other switch, and therefore not limited by loss,
we assume the maximum value of eight hops the authors list in their paper.
However, a more serious issue is the time it takes to set up broadband mi-
croring resonators, and the delay along the control path. Once an optical signal
arrives to a switch, the header wavelengths are read off and set to various parts of
the electronic control part of the router. In the meantime, the data is propagat-
ing up along the data path. Since there is a significant delay between when the
control bits are read and the broadband switches finish switching (on the order
of 1–2 ns for just the switch itself), the data and half of the control bits will
have passed the point where they should have switched, and continued on to the
next router. This will cause erroneous behavior or duplication of data inside the
network, increasing contention and control overhead.
Finally, given all the broadband microring resonators necessary to implement
each switch, Phastlane will barely fit on a 2-cm × 2-cm chip. Figure 4.24 shows
the insertion loss analysis versus switch microring resonator radius. Note that
only using the smallest microring resonators will allow the network to fit on our
normalized area of 400 mm2, and that the single-layer network exhibits too much
insertion loss to fit in a single modulator’s optical power limit. The multi-layer
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network, by eliminating waveguide crossings, can support the network with very
low insertion loss. However, if we consider microring resonators that do not use
Archimedean spiralling (99), which would have higher insertion loss, only very
small microring resonators can be used for a total of six wavelength channels, as
shown in Figure 4.25. If the chip size were increased to the point where an 8×8
network would fit (about 16 cm × 16 cm, which is unrealistic), or Archimedean
microring resonators are used (analysis of which are not performed here due to the
different loss characteristics), 64 wavelength channels may be possible, limited by
the FSR of the modulators and filters at the modulators’ optical power threshold.
Regardless, using deposited materials results in a 52% reduction in insertion
loss at the multi-layer network’s modulator threshold, which translates to a 96%
reduction in injected power, if it were possible in the single-layer network.
4.2.8.4 Circuit-switched mesh.
Circuit-switched photonic networks-on-chip use a lightweight electronic network
for arbitration and control of the photonic resources (27). These networks use a
relatively small number of microring resonators to implement full optical connec-
tivity between all network access points. They are also better suited to applica-
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Figure 4.24: Phastlane Maximum Insertion Loss Through Network -
Worst-case insertion loss versus microring resonator radius of the switch. Only
multi-layer network is possible given modulator power limit.
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Figure 4.25: Phastlane Number of Wavelength Channels - Number of
wavelength channels possible in optical power budget versus microring resonator
radius of the switch, ultimately limited by modulator optical power limit and free
spectral range to 64, if it were possible to fit on a chip.
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tion domains which require high bandwidth communication links between cores
at very low power.
The first purely circuit-switched network we will consider is a simple mesh
topology used in previous work (100). The topology and photonic elements can be
seen in Figure 4.26, which have been designed for minimal insertion loss through a
low number of waveguide crossings and microring resonator drop port traversals.
The photonic mesh uses Y-X routing, with a mirrored lightweight electronic mesh
behind it for control and resource allocation.
Recall that different microring resonator radii of the switch exhibit different
insertion loss characteristics, which affects the insertion loss through the total
network, which dictates the number of wavelength channels we can use, which
finally affects the optimal microring resonator radius of the switch we should use.
Because of this, we show the worst-case insertion loss against microring resonator
radius of the switch in Figure 4.27. Notice that SL1 is superior for both single
and multi layer devices, which exhibits lower through port insertion loss at lower
microring resonator radius of the switch. Also indicated on this graph is the
maximum power that a modulator can sustain for a single wavelength channel,
indicating the maximum insertion loss a network may exhibit. Figure 4.28 shows
210
4.2 3D silicon photonics for high-performance chip multiprocessors
Figure 4.26: Photonic Mesh Network Topology - (a) A high-level representa-
tion of a 4×4 photonic mesh. Parallel lines indicate two unidirectional waveguides,
which are paired together to form bidirectional links. Boxes represent higher-order
photonic components, which are labeled X for 4×4 non-blocking switch, I for in-
jection gateway, and E for ejection gateway. Also shown are detail schematics of
the (b) 4×4 non-blocking switch, (c) injection gateway, and (d) ejection gateway.
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the number of wavelength channels that the optical power budget can support,
dictated by the average optical power in the switch and the photodetector sen-
sitivity. However, this number must be limited to both the FSR of the switch
and the power limit of the modulators. In the end, the single-layer network can
support 23 wavelength channels, where the multi-layer network can support 45,
a 95% improvement.
4.2.8.5 Circuit-switched non-blocking torus.
Because a circuit-switched mesh topology is blocking on the network scale, a non-
blocking torus topology was proposed to decrease circuit path setup contention
(92). This topology was later analyzed for insertion loss (101), and was found
to be very infeasible because of the extra photonic resources necessary to imple-
ment the non-blocking routing. Modifying the original design to use the same
injection/ejection layout as the mesh topology, we apply the same analysis, but
include a multi-layer version.
Figure 4.29 shows the worst-case network insertion loss versus switch micror-
ing resonator radius, again showing the modulator optical power limit. We can
see that with our refined analysis including accurate switch through and drop
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Figure 4.27: Circuit-Switched Mesh Maximum Insertion Loss Through
Network - Circuit-switched mesh worst-case insertion loss versus microring res-
onator radius of the switch.
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Figure 4.28: Circuit-Switched Mesh Number of Wavelength Channels -
Number of wavelength channels possible in optical power budget versus microring
resonator radius of the switch, ultimately limited by modulator optical power limit
and the free spectral range.
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insertion loss, the single-layer network is not feasible for any microring resonator
radius. The multi-layer network becomes feasible, though referring to Figure 4.30,
it can only use 29 wavelengths, limited by the FSR. This network is made possible
by the 44% reduction in insertion loss over the single-layer at the multi-layer’s
modulator-power limit, which is an 89% reduction in injected power, if it were
possible in the single-layer version.
4.2.8.6 Circuit-switched matrix crossbar.
A final topology that we can explore is a full crossbar made from matrix-style
switches, which can be seen in Figure 4.31. This topology utilizes fully non-
blocking switches which, when coupled with a one-hop electrical setup network
such as a flattened butterfly, can be used for both low setup latency and high-
bandwidth optical circuits. One drawback is that it utilizes a large number of
broadband microring resonators, O(N2), so we must make sure that they can all
fit on a chip as follows:
SChip ≥ N ·M ·PWaveguide+RBend+N ·M ·(PMicroring+DMicroring)+LTaper (4.6)
Here, SChip is the size of the chip dimension (2 cm), PWaveguide is the waveg-
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Figure 4.29: Circuit-Switched Non-Blocking Torus Maximum Insertion
Loss Through Network - Circuit-switched non-blocking torus worst-case loss
versus microring resonator radius of the switch. Only multi-layer is possible.
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Figure 4.30: Circuit-Switched Non-Blocking Torus Number of Wave-
length Channels - Circuit-switched non-blocking torus number of wavelength
channels possible in optical power budget versus microring resonator radius of the
switch, ultimately limited by modulator power limit and the free spectral range.
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Figure 4.31: Circuit-Switched Matrix-Crossbar Network Topology - A
4×4 example of the circuit-switched matrix-crossbar network topology (not drawn
to scale).
218
4.2 3D silicon photonics for high-performance chip multiprocessors
uide pitch (20 µm), RBend is the bending radius for the end ⊂-waveguide (20
µm), PMicroring is the microring resonator pitch (30 µm), DMicroring is the mi-
croring resonator diameter, and LTaper is the length of the input taper, or optical
terminator. Rearranging, we get a maximum microring resonator size of:
DMicroring ≤ SChip −RBend − LTaper
N ·M − PWaveguide − PMicroring (4.7)
For example, for an 8×8 network, we would have a maximum microring res-
onator diameter of 261 µm. Larger microring resonator sizes can be achieved
with Archimedean spiral microring resonators to significantly compact the size
(99).
We perform the same insertion loss analysis on this new topology, resulting
in Figure 4.32. Similar to the non-blocking torus, this new topology is only made
feasible using deposited materials, limited by modulator optical power. Figure
4.33 shows that around 32 wavelengths could be used, limited again by the FSR.
Again, using deposited materials makes this topology possible by reducing the
insertion loss by 58% due to the elimination of waveguide crossings over the
single-layer version at the modulator-limited threshold, which is a 99% reduction
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in injected power if it were possible in the single-layer.
Figure 4.32: Circuit-Switched Matrix Crossbar Maximum Insertion Loss
Through Network - Circuit-switched matrix crossbar worst-case loss versus mi-
croring resonator radius of the switch. Only multi-layer is possible.
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Figure 4.33: Circuit-Switched Matrix Crossbar Number of Wavelength
Channels - Circuit-switched matrix crossbar number of wavelength channels pos-
sible in power budget versus microring resonator radius of the switch, ultimately
limited by modulator power limit and the free spectral range.
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4.2.9 Summary for photonic network-on-chip architectures
using multi-layer deposited silicon materials.
We have demonstrated the significant impact that deposited silicon materials can
have on various photonic network-on-chip architectures for chip multiprocessors
(95). We have introduced the novel use of two CMOS-compatible silicon photonic
materials for this purpose: polycrystalline silicon and silicon nitride. The com-
bined use of these materials offers unique advantages over the more traditional
crystalline silicon platform, notably lower waveguide propagation loss and the
removal of waveguide crossing loss. This enables the development of photonic
network topologies with performance capabilities previously not possible.
Figure 4.34 summarizes the results for various networks by showing the per-
cent improvement of the multi-layer approaches over the single-layer methods.
Most of these networks exhibit at least 20% improvement in either the number
of wavelength channels possible, or the required injected power, and three of the
networks are only made possible with the multi-layer approach using deposited
materials.
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Figure 4.34: Multi-Layer Architectures Improvement Summary - Sum-
mary of improvement over single-layer integration for various multi-layer network
architectures.
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4.3 3D silicon photonics for high-performance
data centers
As high-performance computing systems and data centers continue to achieve
performance gains through ever-increasing processor parallelism, more emphasis
is placed on developing novel techniques for adaptable interconnection networks
capable of sustaining new classes of bandwidth requirements. These interconnec-
tion networks must offer unprecedented capacity, energy efficiency, compactness,
and flexibility, while minimizing the overall cost of the system. A layout of a tra-
ditional electrically-interconnected data center is depicted in Figure 4.35, where
we can see the required hardware necessary for the transmission and reception,
aggregation, and switching. The inherent bandwidth limitation in these net-
works leads to severe server underutilization, and inhibits the scalability of the
data center.
In Figure 4.36, we get a sense of the critical parameters associated with the
traditional core switches used in the electrically-interconnected data center. We
quickly observe that these switches are limited in their performance, offering a
rigid trade-off between the number of available ports in the data center switch and
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Figure 4.35: Electrical Interconnect Representation of Data Center -
Layout of the data center electrical interconnection network, densely aggregating
server rack clusters using electrical components, and routing all data between server
rack clusters using electrical switches.
the maximum data rate per port. Furthermore, these core switches dissipate a
massive amount of electrical power, at up to tens of kilowatts per switch, leading
to potentially hundreds of kilowatts of power being spent in the data center to
just switch data between the server racks. We also see from Figure 4.36 that
latency is another large limiting factor for these core switches, which is currently
on the order of microseconds.
Recent penetration of photonics into these systems, depicted in Figure 4.37,
has helped to increase the bandwidth-distance product of the electrically-interconnected
network. These efforts replace the point-to-point bandwidth-distance-product-
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Figure 4.36: Traditional Core Switches for Electrical Interconnect of
Data Center - A small subset of available core switches utilized in electrically-
interconnected data centers, with critical parameters extracted highlighting the
number of available ports, the maximum data rate per port, the maximum power
dissipation, and the latency of the core switch.
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limited (and typically heavy) electrical communication links in the data cen-
ter network with point-to-point high-bandwidth-distance-product (and typically
much lighter) photonic communication links, by leveraging energy-efficient transceiver
technology. This approach still utilizes electrical core switching using the tech-
nology described in Figure 4.36, which still places very detrimental restrictions
on the entire network.
Recent efforts in addressing these challenges have adopted hybrid electrical
and photonic approaches to the interconnection network in data centers, aug-
menting circuit-switched optical technology at the core of the network to route
aggregated optical data between server racks (102, 103). An example layout of
this approach is depicted in Figure 4.38. The inherent bandwidth transparency of
optical transmission, combined with the ability to densely aggregate bandwidths
using WDM, naturally places optics at the forefront of key enabling technolo-
gies in next-generation data center networks. However, these recent efforts have
employed commodity optical circuit switches with reconfiguration times on the
order of milliseconds, limiting the benefits of optics to only a subset of applica-
tions that can take advantage of such massive circuits–the shorter packets are
still routed through a bandwidth-limited power-hungry electrical interconnection
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Figure 4.37: Electrical Interconnect Representation of Data Center with
Point-to-Point Photonic Communication Links - Layout of the data center
electrical interconnection network, densely aggregating server rack clusters using
both electrical and photonic components, routing all data between server rack clus-
ters using electrical switches, while leveraging intermediate point-to-point photonic
communication links to enhance the bandwidth-distance product of the network.
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network (102, 103).
Figure 4.38: Hybrid Electrical and Photonic Interconnect Representa-
tion of Data Center - Layout of the hybrid data center electrical and photonic
interconnection network, densely aggregating server rack clusters using both electri-
cal and photonic components, routing high-bandwidth optical data between server
rack clusters using a high-radix photonic switch, implemented using commodity
optical circuit switches.
We have presented a highly-scalable and energy-efficient switch architecture
based on high-performance silicon photonic technology, capable of routing densely-
aggregated wavelength-parallel optical data at the core of the optical data center
network (104). By leveraging ultra-broadband electro-optic switching building
blocks with sub-nanosecond switching capabilities (4, 44, 105, 106), we developed
229
4. PHOTONIC INTERCONNECTION NETWORKS
the switch architecture with reconfiguration times improved up to six orders of
magnitude compared with current commodity optical switches. An example lay-
out utilizing this core photonic switch is depicted in Figure 4.39, interconnecting
server rack clusters using this scalable photonic switch architecture. This ap-
proach enabled the ideal flexibility of optical communication to support arbitrary-
length optical packets and circuits–potentially facilitating an all-optical intercon-
nection network at the core of the data center network, completely replacing the
traditionally-electrical interconnection network.
Figure 4.39: Photonic Interconnect Representation of Data Center -
Layout of the data center photonic interconnection network, densely aggregating
server rack clusters using wavelength parallelism, routing high-bandwidth optical
data between server rack clusters using a high-radix photonic switch, implemented
using silicon photonic technology.
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Furthermore, we demonstrated how the scalability of this architecture is en-
hanced with the adoption of novel multi-layer deposited silicon materials, compar-
ing its performance with the single-layer approach. Most photonic components in
this network, including those critical for network ingression and egression, may be
implemented using CMOS-compatible high-performance silicon photonic devices
such as waveguides (8), modulators (6), filters (64), switches (4, 44, 105, 106), and
photodetectors (64). Example representations of the photonic network ingression
and egression stages are depicted in Figure 4.40.
4.3.1 Silicon photonic materials, devices, and components
constructing the switch matrix.
Silicon photonic devices and systems compatible with the well-refined CMOS
platform offer the clearest path toward adaptability and commercialization. Crys-
talline silicon offers the best set of electrical and optical properties for integrated
silicon photonics, but can only be grown from another silicon crystal, making it
impossible to deposit multiple layers. Polycrystalline silicon, commonly found in
CMOS fabrication as a transistor gate material, is capable of being deposited as
an electrically-active light-guiding material (6), but the propagation losses are
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Figure 4.40: Photonic Ingression and Egression Components for Pho-
tonic Interconnect of Data Center - Representation of photonic ingression and
egression components in the data center photonic interconnection network, leverag-
ing wavelength parallelism, mostly implemented using silicon photonic technology.
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intolerable over centimeter-scale distances. Silicon nitride, commonly used in
CMOS fabrication as a masking layer, is also capable of being deposited, and
has been demonstrated with extremely low propagation losses (8), making it an
ideal candidate for a passive transport medium. However, silicon nitride does not
produce efficient electrically-active devices. Figure 4.41 summarizes the various
available silicon photonic materials, and their corresponding characteristics.
Figure 4.41: Summary Table of Silicon Photonic Materials - Summary
of characteristics for various available silicon photonic materials, including crys-
talline silicon (c-Si), polycrystalline silicon (poly-Si), silicon nitride (Si3N4), and
hydrogenated amorphous silicon (a-Si:H).
We have already demonstrated sub-nanosecond electro-optic switching of op-
tical data with up to 40-Gb/s data rates per wavelength channel, observing 12-dB
extinction ratios with 1.3-VPP driving voltages (44, 105), as described in section
3.3.3.4, and depicted in Figure 3.32. Here, we build a scalable switch matrix by
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concatenating 1×2 switches in two dimensions. The single-layer switch matrix, as
shown in Figure 4.42, based on crystalline silicon, comprises unavoidable waveg-
uide crossings, each producing a corresponding insertion loss. Using three distinct
optical layers, we can have two independent optical waveguide bus planes with
minimal field interaction, coupled together by a middle optical plane for switch-
ing. Here, the 3D-integrated 1×2 switches are located in the electrically-active
polycrystalline silicon layer, coupled between two silicon nitride waveguides at
opposing layers. The resulting 3D-integrated switch matrix, shown in Figure
4.43, avoids insertion loss due to waveguide crossings, strictly performing all
the waveguide crossings out of plane. In both configurations, the electro-optic
switches route high-speed optical data between the two perpendicularly-routed
low-loss silicon nitride waveguides.
4.3.2 Parameterizing the switch matrix.
We perform a detailed scalability analysis of the switch matrix for both types
of integration by first quantifying all the corresponding insertion loss parameters
for each component, shown in Figure 4.44, as well as developing a model for the
number of these components as we vary the size of the switch matrix, depicted
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Figure 4.42: Single-Layer Switch Matrix - Single-layer switch matrix consist-
ing of concatenated single-layer 1×2 switching building blocks, utilizing crystalline
silicon. This switch matrix has many waveguide crossings, which add potentially
detrimental insertion loss.
Figure 4.43: Multi-Layer Switch Matrix - Multi-layer switch matrix con-
sisting of concatenated multi-layer 1×2 switching building blocks, utilizing silicon
nitride and polycrystalline silicon. This switch matrix has strictly out-of-plane
waveguide crossings, adding no additional insertion loss.
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in Figure 4.45.
Figure 4.44: Switch Matrix Insertion Loss Parameters - Switch matrix
insertion loss parameters for both types of integration.
4.3.3 Insertion loss characterization of the switch matrix.
By finely tuning key physical parameters of the 1×2 switch, including the micror-
ing resonator radius and coupling parameters, we are able to optimize each switch
for the specific switch matrix architecture. This switch can also be designed to
operate in one of two possible modes: SL1 (SL2), where the diode is off (on)
when the signal is sent to the drop port, and is switched on (off) to change to
the through port. Using these techniques, we optimize insertion loss for the two
output ports of the switch to achieve the highest-performing switch matrix.
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Figure 4.45: Switch Matrix Number of Components - Number of compo-
nents in the switch matrix for three types of switch matrix sizes: 16×16, 64×64,
and 256×256.
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In Figures 4.46 and 4.47, we demonstrate the insertion loss for both output
ports of the 1×2 switch for each type of switch logic and integration, as we vary
the switch microring resonator radius. Combining these results shown in Figures
4.44 and 4.45, we model the optical path with the maximum insertion loss for
various sizes of the switch matrix for each type of switch logic, for the same
varying switch microring resonator radius, for the single-layer and 3D-integrated
integration, shown in Figures 4.46 and 4.47, respectively.
4.3.4 Scalability analysis of the matrix crossbar.
For each aforementioned configuration, we quantify the maximum number of
wavelength channels supported by the communication link at the core of the
network, for the 20-, 30-, and 40-dB optical power budgets, depicted in Figures
4.48, 4.49, and 4.50, respectively. Since the total bandwidth available in our
wavelength-parallel approach is limited by the FSR of the modulator microring
resonator (about 59 nm), we plot this limit to determine the number of feasible
wavelength channels the system can support.
For the 40-dB optical power budget, leveraging the single-layer silicon pho-
tonic material system, and assuming data rates of 20 Gb/s per wavelength chan-
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Figure 4.46: Single-Layer Switch Matrix Insertion Loss - Insertion loss for
both output ports of the single-layer 1×2 switch for each type of switch logic, for
varying switch microring resonator radius, and maximum insertion loss for various
sizes of the single-layer switch matrix for each type of switch logic, for varying
switch microring resonator radius.
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Figure 4.47: 3D-Integrated Switch Matrix Insertion Loss - Insertion loss
for both output ports of the 3D-integrated 1×2 switch for each type of switch
logic, for varying switch microring resonator radius, and maximum insertion loss
for various sizes of the 3D-integrated switch matrix for each type of switch logic,
for varying switch microring resonator radius.
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Figure 4.48: Number of Wavelength Channels for 20-dB Optical Power
Budget for Both Types of Integration - Number of wavelength channels sup-
ported by the optical communication link for various sizes of switch matrix, type of
switch logic, integration, and switch microring resonator radius, for a 20-dB optical
power budgets.
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Figure 4.49: Number of Wavelength Channels for 30-dB Optical Power
Budget for Both Types of Integration - Number of wavelength channels sup-
ported by the optical communication link for various sizes of switch matrix, type of
switch logic, integration, and switch microring resonator radius, for a 30-dB optical
power budgets.
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Figure 4.50: Number of Wavelength Channels for 40-dB Optical Power
Budget for Both Types of Integration - Number of wavelength channels sup-
ported by the optical communication link for various sizes of switch matrix, type of
switch logic, integration, and switch microring resonator radius, for a 40-dB optical
power budgets.
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nel, we demonstrate a fully-integrated scalable photonic core switch architecture
feasibly sustaining more than:
• 100 wavelength channels for the switch matrix size of 16×16, optically inter-
connecting at least 1,600 data center server racks, and enabling the network
bisection bandwidth of 32.0 Tb/s.
• 40 wavelength channels for the switch matrix size of 64×64, optically inter-
connecting at least 2,560 data center server racks, and enabling the network
bisection bandwidth of 51.2 Tb/s.
• One wavelength channel for the switch matrix size of 256×256, optically
interconnecting at least 256 data center server racks, and enabling the net-
work bisection bandwidth of 5.12 Tb/s.
Furthermore, for the 40-dB optical power budget, leveraging the 3D-integrated
silicon photonic material system, and assuming data rates of 20 Gb/s per wave-
length channel, we demonstrate a fully-integrated scalable photonic core switch
architecture feasibly sustaining more than:
• 75 wavelength channels for the switch matrix size of 16×16, optically inter-
connecting at least 1,200 data center server racks, and enabling the network
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bisection bandwidth of 24.0 Tb/s.
• 30 wavelength channels for the switch matrix size of 64×64, optically inter-
connecting at least 1,920 data center server racks, and enabling the network
bisection bandwidth of 38.4 Tb/s.
• Ten wavelength channels for the switch matrix size of 256×256, optically
interconnecting at least 2,560 data center server racks, and enabling the
network bisection bandwidth of 51.2 Tb/s.
We observe that for the switch matrix size of 16×16, the single-layer inte-
gration approach yields a 1.3× improvement in the number of interconnected
data center server racks and the network bisection bandwidth. For the switch
matrix size of 64×64, the single-layer integration approach again yields a 1.3×
improvement. However, for the switch matrix size of 256×256, the 3D-integrated
integration approach yields a 10× improvement. We notice a definitive trade-off
between the size of the switch matrix, and which integration type is more opti-
mal. For the smaller switch matrix, the single-layer approach is more optimal; for
the larger switch matrix, the 3D-integrated approach is more optimal. The 3D-
integrated silicon photonic material system ultimately enables a more scalable
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switch matrix, sustaining more data center server racks and a larger bisection
bandwidths for the larger switch matrix sizes.
These architectures represent switching times improvement of up to six or-
ders of magnitude compared with other switching methods, demonstrating the
necessary capacity, energy efficiency, compactness, flexibility, and cost reduction,
in next-generation data centers.
4.4 Experimental 3D silicon photonics
Advanced silicon photonic devices and systems, constructing photonic NoCs, are
slated to be instrumental in enabling new generations of computational paral-
lelism leveraging CMPs and memory access systems (20). These photonic NoCs
have the potential to supply an immense amount of bandwidth, while reduc-
ing the total energy consumption. The extent of this vast potential depends on
the development and refining of silicon photonic materials, devices, and systems.
The SOI platform has already enabled many of the key devices, such as waveg-
uides, filters, modulators, and switches (107). Other CMOS-compatible materials
have yielded fundamentally-novel devices such as laser sources (108), ultralow-
loss waveguides (8), and photodetectors (63). Furthermore, recent efforts have
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delivered high-quality silicon photonic devices based on materials capable of being
deposited, including polycrystalline silicon and silicon nitride. Using multi-layer
integration, these deposited materials can be combined in ways previously not
possible, forming complex PICs spanning three dimensions, while simultaneously
eliminating in-plane waveguide crossings. This approach allows for the precise
tailoring of each device to utilize materials with the most desirable properties.
We have introduced a two-layer device fabricated using high-quality deposited
silicon photonics (109), which is depicted in Figure 4.51. The device presented
in this work represents the first realized CMOS-compatible multi-layer photonic
structure, consisting of two deposited silicon nitride layers surrounded and sepa-
rated by deposited silicon dioxide layers. The bottom silicon nitride layer com-
prises a waveguide coupled to a microring resonator, forming an optical filter
with a through port, depicted in Figure 4.52. The 60-µm-diameter microring res-
onator is also simultaneously vertically coupled to the top silicon nitride layer,
comprising another waveguide, providing a drop port to this optical filter. All of
the waveguides are 1-µm wide and 400-nm tall, with about 1-dB/cm propagation
losses. All the layers of this device are deposited using PECVD, patterned using
i-line photolithography, and planarized using CMP.
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Figure 4.51: Microscope Image of Multi-Layer Silicon Nitride Microring
Resonator Filter - Top-view microscope image of the multi-layer silicon nitride
microring resonator filter.
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Figure 4.52: Three-Dimensional Schematic of Multi-Layer Silicon Ni-
tride Microring Resonator Filter - Three-dimensional schematic representa-
tion of the multi-layer silicon nitride microring resonator filter.
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4.4.1 Experimental setup for the experimental demon-
stration of 3D silicon photonics.
The experimental setup, depicted in Figure 4.53, comprised a TL source gener-
ating CW light, which was modulated (MOD) with a NRZ OOK signal, encoded
using a 231–1 PRBS generated by a PPG. The optical signal passed through a
fiber polarizer, selecting the quasi-TE propagation mode, and coupled into the
on-chip nanotapered silicon waveguide using a tapered fiber. Off chip, the optical
signal passed through a VOA, before being detected using a high-speed PIN-TIA
receiver and LA. The received data was evaluated using a BERT. The PPG and
the BERT were synchronized to the same clock source. An OSA and a DCA were
used to evaluate the spectral and temporal performance, respectively. Before the
DCA, the optical signal was amplified (EDFA) and filtered (λ). The average
optical power injected into the silicon chip was 1.5 dBm.
4.4.2 Spectral response of the multi-layer silicon photonic
microring resonator filter.
We recorded the spectral response of this device, observing the resonance spectral
profile for both output ports, which is shown in Figure 4.54. We measured a 6.7-
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Figure 4.53: Experimental Setup of Experimental Demonstration of 3D
Silicon Photonics Using Multi-Layer Silicon Nitride - Diagram of the ex-
perimental setup used for bit-error-rate measurements using the multi-layer silicon
photonic microring resonator filter.
nm FSR, and a modulation depth of 20 and 18.75 dB, for the through and drop
port, respectively.
4.4.3 Temporal response through the multi-layer silicon
photonic microring resonator filter.
By tuning the center wavelength of an incoming high-speed data signal, we se-
lected from which output port of the filter the signal would egress. We first
injected a high-speed data signal at the input port of the device, setting the cen-
ter wavelength to 1568.5 nm, and varied the data rate to determine its impact
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Figure 4.54: Spectra of Resonant Response for Multi-Layer Silicon Ni-
tride Microring Resonator Filter - Spectral response of the multi-layer silicon
photonic microring resonator filter for both output ports.
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on the resulting signal quality. This signal bypassed the microring resonator, and
egressed from the through port of the device, where we recorded the correspond-
ing eye diagrams for 5, 7.5, 10, and 12.5 Gb/s, which are shown in Figure 4.55.
Tuning the center wavelength to 1565.7 toggled the signal to transmit through
the microring resonator, and egress from the drop port of the device, where we
recorded the corresponding eye diagrams for the varying data rate, also shown
in Figure 4.55. We compared these eye diagrams with the back-to-back case,
where we bypassed the silicon chip and replaced it with a VOA set to mimic the
fiber-to-fiber insertion loss of the device (about 8 dB).
4.4.4 Experimental results for the experimental demon-
stration of 3D silicon photonics.
We then performed BER measurements for each data rate at each output port
of the device. We observed error-free operation (defined as having BERs less
than 10−12), and subsequently recorded the BER curve, for every configuration
including the back-to-back case bypassing the silicon chip, which are all shown
in Figure 4.56.
For the through port, the resulting measured power penalties were negligible
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Figure 4.55: Eye Diagrams of Varying Data Rates for Multi-Layer Sil-
icon Nitride Microring Resonator Filter - Output eye diagrams for optical
signals with 5-, 7.5-, 10-, and 12.5-Gb/s data rates, egressing from both output
ports of the multi-layer silicon nitride microring resonator filter, as well bypassing
the silicon chip in the back-to-back case.
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Figure 4.56: Bit-Error-Rate Curves for Varying Data Rates Through
Multi-Layer Silicon Nitride Microring Resonator Filter - Measured bit-
error-rate curves for optical signals with 5-, 7.5-, 10-, and 12.5-Gb/s data rates,
egressing from both output ports of the multi-layer silicon nitride microring res-
onator filter, as well as bypassing the silicon chip in the back-to-back case.
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for every measured data rate up to 12.5 Gb/s. For the drop port, the power
penalties were negligible up to 7.5 Gb/s, and were 0.22 and 0.23 dB for 10 and
12.5 Gb/s, respectively. These results are summarized in Figure 4.57. Part of
the observed power penalty may be attributed to spectral filtering of the signal
sidebands through the microring resonator.
Figure 4.57: Power Penalty Results for Varying Data Rates Through
Multi-Layer Silicon Nitride Microring Resonator Filter - Summary of the
power penalty results for the through and drop ports of the multi-layer silicon
nitride microring resonator filter.
In this experimental work, we have:
• Presented a powerful technique for realizing high-performance multi-layer
silicon photonics, with devices methodically scalable to enable unprece-
dented performance in advanced photonic NoCs and data centers.
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• Verified and characterized the operation of a multi-layer silicon photonic
microring resonator filter, operating with high-speed data.
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5.1 Nonlinear responses in silicon photonic waveg-
uides
Photonic waveguides based on the highly-developed fabrication and processing
of the CMOS-compatible SOI platform offer a novel domain for nonlinear optics.
Inherently large nonlinear response and high optical confinement enabled by large
refractive-index contrast allow for an enhancement of nonlinear interaction in
these waveguides, translating to shorter interaction lengths and compact devices
for dense integration. Nonlinear silicon photonic devices based on the Raman
effect (110, 111), Kerr effect (112, 113), TPA (112, 113), and FCD (111, 114)
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have all been demonstrated.
Sufficient nonlinear interaction in silicon photonic waveguides gives rise to
parametric processes based on SPM (19, 113), XPM (115), and FWM (116, 117,
118, 119, 120, 121, 122, 123, 124). Leveraging these parametric processes, para-
metric systems such as all-optical modulators and switches (114), regenerators
(121), amplifiers (110, 111, 122), tunable delays (118), pulse compressors (117),
wavelength converters (116, 119, 123, 124, 125, 126, 127), and wavelength multi-
casters (128, 129) have all been demonstrated.
Dispersion engineering, the tailoring of GVD of silicon photonic waveguides,
is critical for high-bandwidth operation of parametric processes (116, 130, 131).
In this platform, the dominant dispersion is dictated by waveguide dispersion,
which allows for the engineering of the total GVD with tuning of the waveguide
dimensions (130, 131, 132). These devices enable ultra-broadband FWM opera-
tion. Wavelength conversion across over 830 nm has already been demonstrated
in this platform (116).
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5.1.1 Four-wave mixing in silicon photonic waveguides.
The operation of a device utilizing FWM consists of a weak (lower power) optical
signal at ωSignal being combined with a strong (higher-power) optical pump at
ωPump, as shown in Figure 5.1. These lightwaves then propagate through a silicon
photonic waveguide optimized for FWM, which generates an optical idler at ωIdler
at the output. The electrical field of the idler can be described by the third-order
nonlinear susceptibility, χ3, and the electrical fields of the pump and the signal,
EPump and ESignal, respectively:
EIdler ∝ χ(3)E2PumpE∗Signal (5.1)
Figure 5.1: Four-Wave Mixing for Wavelength Conversion and Wave-
length Multicasting - Efficient parametric processing is achieved in the four-wave
mixing medium when energy and momentum conservation conditions are observed.
The FWM device utilized in this work, depicted in Figure 5.2, is typically a
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1.1-cm-long silicon photonic waveguide with a height of 290 nm, slab thickness
of 25 nm, and width of 720 nm.
As shown in Figure 5.2, multiple conditions must be met in order to sustain
optimal conditions for the FWM in the silicon photonic waveguide. First, for the
degenerate case with a single optical pump, energy conservation must be satisfied
with:
2× ωPump − (ωSignal + ωIdler) = 0 (5.2)
For this degenerate case, the momentum conservation must then be satisfied
with:
2× κPump − (κSignal + κIdler) + ∆κNonlinear = ∆κ (5.3)
For the case of nondegenerate interaction with a dual pump, energy conser-
vation must be satisfied with:
(ωPump1 + ωPump2)− (ωSignal + ωIdler) = 0 (5.4)
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Figure 5.2: Silicon Chip for Wavelength Conversion and Wavelength
Multicasting - The silicon-on-insulator integrated platform enables subwave-
length confinement, enhancing the nonlinear response in the silicon photonic waveg-
uide for parametric processing.
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For this nondegenerate case, the momentum conservation must then be satis-
fied with:
(κPump1 + κPump2)− (κSignal + κIdler) + ∆κNonlinear = ∆κ (5.5)
5.1.1.1 Wavelength conversion in silicon photonic waveguides.
Leveraging FWM in silicon photonic waveguides, we are able to perform all-
optical wavelength conversion of optical data with arbitrary data rates. As de-
scribed in Figure 5.3, this is accomplished by combining an input signal encoded
with optical data with a CW optical pump, at at λ1 and at λ2, respectively. Af-
ter traversing the silicon photonic waveguide, the FWM interaction produces an
output signal, at λ3, encoded with the same optical data as the input signal.
In Figure 5.3, we are able to obtain an intuition for this wavelength conversion
functionality. We note that during this operation, the input signal comprises of
digital data bits represented by two states: State 0, represented by the absence
of photons, and State 1, represented by the presence of photons. This optical
data is later interpreted in the transmission system by measuring the absence or
presence of photons at the photodetector.
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Figure 5.3: All Possible States for Wavelength Conversion and Wave-
length Multicasting of High-Speed Optical Data - Representations of the
various configurations, with the resulting four-wave mixing interaction in both bit
states, for parametric processing using four-wave mixing.
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During the FWM interaction in the waveguide, if the input signal bit is in
State 0, only the CW pump is present in the waveguide. With no input signal
to interact with the CW pump, no photons are produced at the output signal,
placing the output signal bit in State 0. If the input signal bit is in State 1,
both the input signal and the CW pump are present in the waveguide. With the
interaction between these two lightwaves, corresponding photons are produced at
the output signal, placing the output signal bit in State 1. Therefore, any optical
data encoded onto the input signal will be replicated at the output signal.
5.1.1.2 Wavelength multicasting in silicon photonic waveguides.
Leveraging FWM in silicon photonic waveguides, we are further able to perform
all-optical wavelength multicasting of optical data, also with arbitrary data rates.
As described in Figure 5.3, this may be accomplished by combining a CW input
with a pump signal encoded with optical data, at at λ1 and at λ2, respectively.
After traversing the silicon photonic waveguide, the FWM interaction produces
an output signal, similar to the wavelength conversion procedure, at λ3, now
encoded with the same optical data as the pump signal.
During this operation, the pump signal comprises of digital data bits repre-
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sented by two states: State 0, represented by the absence of photons, and State
1, represented by the presence of photons. During the FWM interaction in the
waveguide, if the pump signal bit is in State 0, only the CW input is present in
the waveguide. With no pump signal to interact with the CW input, no photons
are produced at the output signal, placing the output signal bit in State 0. If
the pump signal bit is in State 1, both the CW input and the pump signal are
present in the waveguide. With the interaction between these two lightwaves,
corresponding photons are produced at the output signal, placing the output sig-
nal bit in State 1. Therefore, any optical data encoded onto the pump signal will
be replicated at the output signal.
As we see in Figure 5.3, this operation is valuable, because we can now com-
bine many CW inputs with a pump signal, producing many output signals, each
encoded with the optical data of the original pump signal. In this configuration,
as we selectively toggle the CW inputs, we are able to selectively determine the
wavelength channels onto which the optical data will be encoded. This selectivity
allows us to perform wavelength multicasting to anywhere from any single wave-
length channel of the set (defined as wavelength unicasting) to the entire set of
wavelength channels (defined as wavelength broadcasting).
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As we see in subsequent sections, both wavelength conversion and wavelength
multicasting are incredibly powerful functionalities when being carried out using
FWM in these silicon photonic waveguides.
5.2 Wavelength conversion
Wavelength conversion using degenerate FWM is achieved by combining a CW
pump with a modulated signal. Some of the energy from the pump is converted
to both amplify the original signal and also create a new modulated idler (133).
The wavelength-converted data of the idler is identical to the original signal data.
5.2.1 Experimental demonstration of on-chip wavelength
conversion of 10-Gb/s optical data across 35 nm,
and 40-Gb/s optical data across 12 nm.
Our previous work with dispersion-engineered silicon photonic devices leveraged
FWM to perform first BER characterization of wavelength-converted optical data
(127). We have demonstrated error-free (defined as having BERs less than 10−12)
wavelength conversion of 10- and 40-Gb/s NRZ optical data, across 35 and 12
nm, respectively, reaching conversion efficiencies up to –15 dBm.
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The device, similar to the one depicted in Figure 5.2, was a 2-cm-long silicon
photonic waveguide with a height of 300 nm and width of 450 nm. It was fab-
ricated using EBL followed by RIE. The waveguide also leveraged inverse-tapers
at the edge of the chip to maximize the coupling to the tapered fibers used in the
experimental setup (127). Before injection into the chip, the CW pump and the
input signal had average optical powers of 24 and 15 dBm, respectively.
In this work, we have demonstrated power penalties below 0.5 dB over a
wavelength range of over 20 nm for the wavelength conversion (1525 to 1545
nm), for 10-Gb/s optical data, which was limited by the experimental setup and
not the silicon photonic device itself. Similarly, a 2.4-dB power penalty was
measured over a wavelength range of 12 nm for the wavelength conversion, for
40-Gb/s optical data.
In this work, we:
• Performed the crucial first step in characterizing the wavelength conversion
in silicon photonic waveguides using quantitative performance metrics.
• Quantified the power penalty associated with the wavelength conversion of
10- and 40-Gb/s optical data, for the wavelength range of up to 20 and 12
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nm, measuring 0.5 and 2.4 dB, respectively.
5.2.2 Experimental demonstration of on-chip wavelength
conversion of 40-Gb/s optical data across 47.7 nm.
We have further demonstrated wavelength conversion of 40-Gb/s NRZ optical
data with the wavelength range of 47.7 nm (1513.7 to 1561.4 nm), using a
dispersion-engineered silicon photonic waveguide (126). The device utilized in
this work, similar to the one depicted in Figure 5.2, was a 1.1-cm-long silicon
photonic waveguide with a height of 290 nm and width of 680 nm. It was fabri-
cated using EBL and RIE. This waveguide also utilized inverse-tapers at the edge
of the chip to maximize the coupling. The fiber-to-fiber insertion loss measured
for this chip was less than 8 dB. Before injection into the chip, the CW pump and
the input signal had average optical powers of 22.8 and 6.2 dBm, respectively.
For this device, the 3-dB conversion bandwidth, defined as the difference
between the input and output signal wavelengths, was measured to exceed 110
nm. During the operation of the wavelength conversion spanning 47.7 nm, with
the maximum conversion efficiency of about –15 dB, power penalties between 2.9
and 4.7 dB were measured.
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In this work, we:
• Have demonstrated the massive conversion bandwidth available to us for
leveraging the parametric processes in these silicon photonic waveguides,
exceeding 110 nm.
• Quantified the power penalty associated with the wavelength conversion of
40-Gb/s optical data for the wavelength range of up to 47.7 nm, measuring
between 2.9 and 4.7 dB.
5.2.3 Experimental demonstration of on-chip wavelength
conversion of 10-Gb/s optical data across 100 nm.
We have further demonstrated wavelength conversion of 10-Gb/s NRZ optical
data with the wavelength range of up to 100 nm (1504 to 1604 nm), with error-
free operation and constant power penalties of 2 dB experimentally measured
for the wavelength range from 47 to 100 nm (134). The device utilized in this
work, similar to the one depicted in Figure 5.2, was a 1.1-cm-long silicon photonic
waveguide with a height of 290 nm and width of 720 nm. It was fabricated using
EBL and RIE, and utilized inverse-tapers at the edge of the chip. The ZGVD
wavelength for this device was calculated to be about 1577 nm.
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The experiment was performed by placing the wavelength separation of the
wavelength conversion to 47, 58, 68, 79, 89, and 100 nm, and observing con-
stant conversion efficiencies of –21 dB in each case (134). For each configuration,
open output eye diagrams were observed for the wavelength-converted output
signal. The corresponding power penalties were subsequently measured for each
configuration, producing a constant 2±0.35 dB in each case.
In this work, we:
• Extended the experimentally-demonstrated wavelength range of the wave-
length conversion to 100 nm.
• Quantified the power penalty associated with the wavelength conversion of
10-Gb/s optical data for the wavelength range of up to 100 nm, measuring
a constant 2±0.35 dB in each configuration.
5.2.4 Experimental demonstration of on-chip wavelength
conversion of up to 40-Gb/s optical data across 100.2
nm.
Utilizing the device from the aforementioned experimental validation, we have
more recently demonstrated wavelength conversion of up to 40-Gb/s NRZ optical
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data with the wavelength range of up to 100.2 nm (1504 to 1604.2 nm), with error-
free operation and constant power penalties of 1.47 dB experimentally measured
for the wavelength ranges of 47.7, 58.0, 68.5, 79.0, 79.0, 89.6, and 100.2 nm (135).
Furthermore, the data rate dependence was performed from 5 to 40 Gb/s, across
100.2 nm (1504 to 1604.2 nm), measuring less than 1-dB power penalties for data
rates up to 20 Gb/s, and a 1.43-dB power penalty for 40 Gb/s.
In this work, we:
• Extended the experimentally-demonstrated wavelength range of the wave-
length conversion to 100.2 nm.
• Demonstrated the data rate transparency of this wavelength conversion by
extending the data rate to 40 Gb/s.
• Quantified the power penalty associated with the wavelength conversion of
40-Gb/s optical data for the wavelength range of up to 100.2 nm, measuring
a constant 1.47 dB in each configuration.
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5.2.5 Experimental demonstration of on-chip wavelength
conversion of 160-Gb/s optical data across 21 nm.
To verify the feasibility of this device within an RZ environment, we then demon-
strated wavelength conversion of 160-Gb/s time-division-multiplexed data across
21 nm, representing the first pulsed-RZ wavelength conversion using this inte-
grated platform (125). The device in this work, similar to the one depicted in
Figure 5.2, was a 1.1-cm-long silicon photonic waveguide with a height of 290 nm
and width of 660 nm. Before injection into the chip, the CW pump and the input
signal had average optical powers of 24.1 and 16.5 dBm, respectively.
When launching short pulses with 40-GHz repetition into the chip, without
the wavelength conversion, pulse broadening of about 38% is observed at the
FWHM (125). This was performed to ensure that there would be no significant
inter-symbol interference with 160-Gb/s optical signals. A 160-GHz optical signal
was then wavelength converted and compared to the same optical signal passing
through the chip without wavelength conversion, noting no additional degradation
of the optical induced by wavelength conversion. Finally, a 160-Gb/s optical
signal was then wavelength converted across 21 nm, with the resulting conversion
efficiency of –15.5 dB.
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In this work, we:
• Further demonstrated the data rate transparency of this wavelength con-
version by further extending the data rate to 160 Gb/s.
• Observed pulse broadening for short pulses of about 38% for traversing the
chip, and negligible pulse broadening induced by the wavelength conversion
process.
5.2.6 Experimental demonstration and quantification of
on-chip wavelength conversion of up to 160-Gb/s
optical data across 18 nm.
Utilizing the aforementioned device, we further quantified the feasibility of this
device within an RZ environment (136). We demonstrated wavelength conversion
of up to 160-Gb/s time-division-multiplexed data across 18 nm (1541 to 1559 nm),
demultiplexed 10-Gb/s tributaries from 80- and 160-Gb/s optical streams, and
quantified the performance of these tributaries. Before injection into the chip,
the CW pump and the input signal had average optical powers of 23.8 and 14.5
dBm, respectively.
First, wavelength conversion was performed for an 80-Gb/s optical signal
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(136). For this measurements, the conversion efficiency was measured to be –17.9
dB. At the output of the chip, 10-Gb/s tributaries were externally demultiplexed
from the 80-Gb/s optical stream, and error-free operation was observed for these
tributaries. Open output eye diagrams were observed for the 10-Gb/s input sig-
nal and the wavelength-converted and demultiplexed 10-Gb/s output signal. The
back-to-back case for these measurements was the original 10-Gb/s optical signal
before multiplexing, measuring an 11.1-dB power penalty for the entire system,
including the experimental setup.
Wavelength conversion was then performed for a 160-Gb/s optical signal (136).
For this measurements, the conversion efficiency was measured to be –17.7 dB. At
the output of the chip, 10-Gb/s tributaries were externally demultiplexed from
the 160-Gb/s optical stream, and error-free operation was observed for these
tributaries. Again, open output eye diagrams were observed for the 10-Gb/s
input signal and the wavelength-converted and demultiplexed 10-Gb/s output
signal.
In this work, we:
• Demultiplexted 10-Gb/s tributaries from a wavelength-converted 80-Gb/s
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optical stream, observed open output eye diagrams, and measured error-free
operation for these resulting tributaries.
• Demultiplexted 10-Gb/s tributaries from a wavelength-converted 160-Gb/s
optical stream, and observed open output eye diagrams for these resulting
tributaries.
5.3 Wavelength multicasting
Silicon has enjoyed a long-standing dominant role within the integrated electron-
ics industry. Emerging SOI-based PICs compatible with the ubiquitous CMOS
platform are already bearing fruit in the form of filters, switches, modulators, as
well as in prospects of complex networks-on-chip. SOI-based PICs utilizing non-
linear optical processes such as FWM have enabled such elementary all-optical
functionality as wavelength conversion on chip. Broadcasting and multicasting of
optical messages, critical network processes associated with the selective dispers-
ing of information across many nodes, have traditionally been performed in the
electronic domain using power-hungry OEO conversion, or within bulky fiber-
based systems.
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As the demand for bandwidth of optical networks continues to increase rapidly,
spectral and temporal techniques for multiplexing are employed to increase data
transmission capacity beyond terabit-per-second rates (137). Communication
between access networks is therefore densely aggregated, increasingly shifting
performance emphasis toward core networks. This paradigm is independent of
the communication platform, and prevails in telecommunication networks, data
center interconnection networks, and NoCs.
These high-bandwidth core networks may benefit from wavelength multicas-
ting to simultaneously disperse information across multiple wavelength channels
(138). This indispensable functionality is traditionally performed in the electrical
domain using power-hungry transceivers and electrical multiplexers/demultiplexers
that do not scale well with data rate and number of wavelength channels. In this
work, we demonstrate a scalable, energy-efficient, and pragmatic method for high-
bandwidth wavelength multicasting using FWM in silicon photonic waveguides.
We evaluate the scalability of this technique for use within high-performance
systems capitalizing on both spectral and temporal parallelism.
In this work, the method for achieving wavelength multicasting using FWM
combines an amplitude-modulated pump with multiple CW signals, producing
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multiple wavelength-multicasted modulated idlers encoded with data identical to
the pump data. Previous efforts demonstrating wavelength multicasting lever-
aged parametric processes in SOAs (139), DSF (140), and HNLF (141). Using
HNLF, another wavelength multicasting technique was demonstrated with self-
seeded pumps (142). Using dispersion-engineered silicon photonic waveguides,
we have shown the first wavelength multicasting in a CMOS-compatible inte-
grated platform, demonstrating up to an eight-way error-free multicast of 40-
Gb/s NRZ data (129). Using BER characterization, we observed no increase
in power penalty (the degradation in receiver sensitivity incurred by the device)
when scaling from a one-way to an eight-way multicast, demonstrating the poten-
tial for further scalability. The conversion efficiency, defined as the difference in
the peak power between the input signals and output idlers (both at the output
of the chip), remained constant for each wavelength multicasting configuration,
confirming the scalability potential (129). We further demonstrated this method
in a wavelength-routing environment, utilizing wavelength multicasting in silicon
photonic waveguides and wavelength demultiplexing using silicon photonic mi-
croring resonator-based filters to route each multicasted wavelength channel to
its respective destination (128). Error-free operation of this spatial multicasting
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functionality was demonstrated with up to a three-way multicast of 10-Gb/s NRZ
data (128).
5.3.1 8×40 Gb/s: experimental demonstration of on-chip
wavelength multicasting for up to eight-way multi-
cast of 40-Gb/s optical data.
Here we present for the first time the use of FWM for multicasting on-chip in
the silicon platform (129). This multicasting operation performed in the optical
domain within a compact PIC, will enable the transition from the traditional
power-demanding electronic domain to the significantly more scalable, compact,
energy-efficient, and data- rate-transparent optical domain.
5.3.1.1 Silicon photonic waveguide for four-wave mixing.
The device is a 1.1-cm-long waveguide with a height of 290 nm, slab thickness
of 25 nm, and width of 680 nm. Previous work with a similar device showcased
FWM-based wavelength conversion in silicon waveguides with larger than 150-nm
bandwidths using CW pumping (120). In (127), we presented the first bit-error-
rate characterization of silicon four-wave-mixing wavelength converters. Power
penalties below 0.5 dB were demonstrated over a 20-nm wavelength range at 10
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Gb/s, and 40-Gb/s measurements yielded a 2.4-dB power penalty (127). Here,
we demonstrate for the first time wavelength multicasting in silicon waveguides,
investigate the selectivity of the multicast number, ranging from one-way to eight-
way, and perform 40-Gb/s BER measurements for each multicasting configuration
on the converted wavelength channel with the largest conversion bandwidth.
5.3.1.2 Experimental setup of on-chip wavelength multicasting for up
to eight-way multicast of 40-Gb/s optical data.
The experimental setup for the BER measurements, shown in Figure 5.4, in-
corporates eight multiplexed CW tunable laser sources (occupying channels C21
through C28 of the ITU C-band) acting as probes, and another tunable laser
as the pump. The pump, operating at the 1545-nm wavelength, is externally
modulated with a 40-Gb/s NRZ OOK signal, encoded using a PRBS of length
215–1, generated by the PG. The pump signal is amplified using an EDFA and
then combined with the probe channels using a DWDM. The combined signals
then pass through a fiber polarizer, selecting the TE polarization, before being
coupled into the on-chip nanotapered waveguide through a tapered fiber. After
exiting the chip, the signals pass through a tunable grating filter (λ), selecting
the proper converted wavelength channel to evaluate, an EDFA, another tunable
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grating filter, and a VOA. The selected signal is then received by a high-speed
PIN-TIA receiver followed by a LA. The received 40-Gb/s signal is then spatially
demultiplexed using an electrical DEMUX into four 10-Gb/s signals, one of which
is evaluated using a 10-Gb/s BERT. Both the DEMUX and the BERT are syn-
chronized to the clock output of the PG. A fraction of the power is tapped-off
before the first filter for examination on an OSA, and a DCA is used to verify
the electrical signal following the LA. PCs are also used throughout the setup.
Before insertion, the average pump power is 25.1 dBm, and the probe channels
are each set to 0 dBm.
Figure 5.4: Experimental Setup of Experimental Demonstration of
8×40-Gb/s Wavelength-Parallel On-Chip Wavelength Multicasting - Di-
agram of the experimental setup used for bit-error-rate measurements.
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5.3.1.3 Multicast number selectivity during wavelength multicasting
for up to eight-way multicast of 40-Gb/s optical data.
The multicast number selectivity demonstration is performed by examining the
wavelength spectrum at the output of the chip using the OSA, as shown in Figure
5.5. An eight-way multicast is achieved by turning on all eight input probe chan-
nels (C21–C28), consequently producing eight phase-matched converted output
signals, shown in Figure 5.5a. A four-way multicast is then achieved by turning
off four of the input probe channels, leaving C21–C24, as shown in Figure 5.5b.
Similarly, a two-way multicast is achieved by turning off two more input probe
channels, leaving C21–C22, as shown in Figure 5.5c. Finally, a one-way multicast
is performed when only one input probe (C21) is turned on, as shown in Figure
5.5d. Similar results are obtained with arbitrary permutations of the eight input
probe channels. The conversion efficiency, defined as the difference in the peak
power between the input probe channels and output signals (both at the output
of the chip), is –12 dB and remains constant for each multicasting configuration,
indicating the possibility of further scalability.
The input eye diagram in Figure 5.5 is obtained by using the DCA to examine
the pump signal at the output of the chip (with all the probe channels off). The
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Figure 5.5: Output Wavelength Spectra and Eye Diagrams for up to
Eight-Way Multicast During On-Chip Wavelength Multicasting - Output
wavelength spectra with CW input probe channels, pump signal, and converted
output signals, with corresponding input (pump) and output (converted wavelength
channel C21) 40-Gb/s eye diagrams for (a) eight-way, (b) four-way, (c) two-way,
and (d) one-way multicast configurations.
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output eye diagrams are obtained by using the DCA to examine the selected
converted signal (converted wavelength channel C21) with the largest conversion
bandwidth at the output of the VOA for each multicasting configuration.
5.3.1.4 Bit-error-rate characterization of on-chip wavelength multi-
casting for up to eight-way multicast of 40-Gb/s optical data.
BER measurements are taken at a 40-Gb/s data rate for the four selected mul-
ticast number selectivity configurations: eight-way, four-way, two-way, and one-
way. For each case, error-free operation (defined as having BERs less than 10−12)
is observed for the converted wavelength channel C21, and a BER sensitivity
curve is then taken on the same wavelength channel, shown in Figure 5.6. The
four multicasting cases produce overlapping BER curves, indicating no additional
power penalty associated with performing an eight-way multicast compared to a
one-way multicast. This result is a clear indicator that there is still much room
for further scalability.
A back-to-back case is taken for the pump signal at the output of the chip
(with all the probe channels off), producing a measured 6.8 dB power penalty
associated with this 40-Gb/s multicasting. Even though the waveguide used in
this experiment maintained less than 8 dB of fiber-to-fiber loss, the additional
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Figure 5.6: Bit-Error-Rate Curves for up to Eight-Way Multicast Dur-
ing On-Chip Wavelength Multicasting - Bit-error-rate curves recorded for
eight-, four-, two-, and one-way multicast. Back-to-back curve is taken for the
pump signal at the output of the chip with all the probe channels turned off. No
additional power penalty is observed between all four multicasting configurations;
equal power penalties of 6.8 dB are measured for all cases.
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power lost in the conversion efficiency strained the optical power budget of the
experimental setup, placing the converted signal power on the lower end of the
input power range of the preamplifier used in the experiment. Some of the ob-
served power penalty may be attributed to OSNR degradation resulting from this
effect, indicating that future work may achieve improved power penalty if a larger
optical power budget, greater conversion efficiency, or reduced on-chip losses are
obtained.
We demonstrate in this work:
• The first time wavelength multicasting actualized in silicon waveguides.
• Up to eight-way multicast number selectivity is demonstrated at 40-Gb/s
data rates, clean output eye diagrams are observed on the wavelength chan-
nel with the largest conversion bandwidth, and power penalties of 6.8 dB
are measured for all four configurations: eight-way, four-way, two-way, and
one-way multicast.
• The conversion efficiency remains constant at –12 dB, and no additional
power penalty is measured when increasing the multicast operation from
one-way to eight-way, establishing the prospect of continued scaling, both
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in terms of multicast number and data rate.
Combined with the ubiquity of the silicon platform and CMOS compatibility
of this integrated silicon photonic device, this compact, energy-efficient, and data-
rate-transparent multicasting process may find its way to integrated photonic
routers.
5.3.2 16×40 Gb/s: experimental demonstration of on-
chip wavelength multicasting for up to sixteen-way
multicast of 40-Gb/s optical data.
We demonstrate a scalable, energy-efficient, and pragmatic method for high-
bandwidth wavelength multicasting using FWM in silicon photonic waveguides.
We experimentally validate up to a sixteen-way multicast of 40-Gb/s NRZ data
using spectral and temporal responses, and evaluate the resulting data integrity
degradation using BER measurements and power penalty performance metrics.
5.3.2.1 Experimental setup of on-chip wavelength multicasting for up
to eight-way multicast of 40-Gb/s optical data.
The device discussed here is a 1.1-cm-long dispersion-engineered silicon photonic
waveguide with a height of 290 nm, slab thickness of 25 nm, and width of 660 nm.
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It was fabricated using EBL followed by RIE. The experimental setup, depicted
in Figure 5.7, for BER measurements conducted for the wavelength multicasting
of 40-Gb/s NRZ data incorporates sixteen multiplexed CW TL sources (occupy-
ing wavelength channels C21 through C36 within the ITU grid) acting as input
signals, and another TL source as the pump. The pump is externally modu-
lated with a 40-Gb/s NRZ OOK signal, encoded using a PRBS of length 215–1,
generated by a PG. The pump is amplified using an EDFA and then combined
with the input signals using a DWDM. The combined signals then pass through
a fiber polarizer, selecting the TE polarization, before being coupled into the
on-chip nanotapered waveguide through a tapered fiber. After exiting the chip,
the optical streams pass through a tunable grating filter (λ), selecting the proper
wavelength-multicasted output idler to evaluate, an EDFA, another tunable grat-
ing filter, and a VOA. The selected output idler is then received by a high-speed
PIN-TIA receiver followed by a LA. Using an electrical DEMUX, the received
40-Gb/s data is then spatially demultiplexed into four 10-Gb/s electrical data
streams, all of which are verified for uniformity, and one of which is evaluated
using a 10-Gb/s BERT. Both the DEMUX and the BERT are synchronized to the
clock output of the PG. A power tap is inserted before the first filter for exami-
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nation on an OSA with a 0.06-nm resolution bandwidth, and a DCA is used to
verify the electrical data stream following the LA. PCs are also used throughout
the setup. Before insertion, the average pump power is 24 dBm, and the input
signals are each set to –2 dBm. The fiber-to-fiber coupling loss with the pump
and input signals passing into the chip is 11.7 dB.
Figure 5.7: Experimental Setup of Experimental Demonstration of
16×40-Gb/s Wavelength-Parallel On-Chip Wavelength Multicasting -
Experimental setup for up to a sixteen-way multicast of 40-Gb/s non-return-to-
zero data. In this work, wavelength multicasting using four-wave mixing is achieved
with an amplitude-modulated pump combined with multiple continuous-wave in-
put signals, producing multiple wavelength-multicasted modulated output idlers
encoded with data identical to the pump data.
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5.3.2.2 Multicast number selectivity during wavelength multicasting
for up to sixteen-way multicast of 40-Gb/s optical data.
We first perform up to a sixteen-way multicast of 40-Gb/s NRZ data using the
experimental setup depicted in Figure 5.7 and described in section 5.3.2.1. Six-
teen CW input signals, each placed on a wavelength channel within the ITU
grid (across C21–C36) with a 100-GHz separation, are combined with a pump
modulated with 40-Gb/s NRZ data, and are passed through the waveguide. The
resulting interaction produces sixteen multicasted output idlers, each encoded
with the 40-Gb/s NRZ data, as shown in Figure 5.8a. The input signals span
12.5 nm (1548.5 nm to 1561.0 nm), the pump is placed at the 1543.0-nm wave-
length, and the wavelength-multicasted output idlers span 12.2 nm (1525.2 nm
to 1537.4 nm), producing a conversion bandwidth ranging from 11.1 nm to 35.8
nm. An eight-way multicast is then achieved by turning off eight CW input sig-
nals, leaving C21–C28, as shown in Figure 5.8b. A four-way multicast is similarly
achieved by consequently turning off four more input signals, leaving C21–C24,
as shown in Figure 5.8c. Similarly, a two-way and a one-way multicast is achieved
by turning off two input signals (leaving C21–C22) and one input signal (leaving
C21), shown in Figures 5.8d and 5.8e, respectively. The conversion efficiency
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remains constant at –15.2 dB for each wavelength multicasting configuration.
Furthermore, we observe the same constant conversion efficiency for other ar-
bitrary wavelength multicasting configurations, with arbitrary permutations of
the sixteen input signals. These results confirm and surrogate the wavelength
multicasting scalability demonstrated in our previous work (128, 129).
In our previous work, we have experimentally measured a constant 6.8-dB
power penalty for up to an eight-way multicast of 40-Gb/s NRZ data, where the
back-to-back BER curve was recorded for the pump directly at the output of the
silicon photonic chip (129). In this work, the back-to-back BER curve is recorded
for the pump bypassing the chip, replacing the chip with a VOA set to mimic
the fiber-to-fiber insertion loss through the chip. Here, the pump travels through
the same experimental path as the wavelength-multicasted signals, including fil-
tering and amplification stages. The filtering stages suppress out-of-band ASE
noise generated by the pump EDFA, improving the back-to-back BER curve.
Furthermore, using a preamplifier EDFA with a lower sensitivity threshold and
noise figure, we also improve the BER curves of the wavelength-multicasted sig-
nals. The resulting experimentally-measured constant 1.3-dB power penalty in
this work represents much improvement over our previous work.
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Figure 5.8: Output Wavelength Spectra and Eye Diagrams for up
to Sixteen-Way Multicast During On-Chip Wavelength Multicasting -
Experimentally-measured spectral and temporal responses for up to a sixteen-
way multicast of 40-Gb/s non-return-to-zero data. Output spectra (with a 0.06-
nm resolution bandwidth) and eye diagrams (with a 50-ps temporal window) for
the wavelength multicasting configurations and back-to-back configuration of the
(a) sixteen-way, (b) eight-way, (c) four-way, (d) two-way, and (e) one-way mul-
ticast. The wavelength-multicasted eye diagrams correspond to the wavelength-
multicasted wavelength channel C21 within the ITU grid.
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For all the aforementioned configurations, the data integrity degradation expe-
rienced by the wavelength multicasting process is evaluated and quantified using
experimentally-obtained eye diagrams and BER characterization. First, simi-
lar open eye diagrams are observed for each wavelength-multicasted wavelength
channel, and recorded (with a 50-ps temporal window) for wavelength-multicasted
wavelength channel C21, which is wavelength multicasted in every configuration
and has the largest conversion bandwidth. These eye diagrams are compared with
the back-to-back case eye diagram, which is recorded for the pump bypassing the
silicon photonic chip with all the input signals off, replacing the chip with a VOA
set to mimic the fiber-to-fiber insertion loss through the chip; the pump trav-
els through the same path as the wavelength-multicasted signals. For the same
wavelength-multicasted wavelength channel, we observe error-free transmission
using BER characterization for each configuration. We subsequently record a
BER curve for each case, as shown in Figure 5.9. All five wavelength multicast-
ing cases produce overlapping BER curves, indicating no additional power penalty
associated with scaling up to the sixteen-way multicast. Moreover, taking a BER
curve for the back-to-back case produces a constant 1.3-dB power penalty for up
to the sixteen-way multicast of 40-Gb/s NRZ data.
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Figure 5.9: Bit-Error-Rate Curves for up to Sixteen-Way Multicast Dur-
ing On-Chip Wavelength Multicasting - Experimentally-measured bit-error-
rate curves for up to a sixteen-way multicast of 40-Gb/s non-return-to-zero data.
Bit-error-rate curves for the wavelength multicasting configurations and back-to-
back configuration of the sixteen-, eight-, four-, two-, and one-way multicast.
The wavelength-multicasted bit-error-rate curves correspond to the wavelength-
multicasted wavelength channel C21 within the ITU grid. Error-free wavelength
multicasting operation is observed for all configurations. A constant 1.3-dB power
penalty for up to the sixteen-way multicast of 40-Gb/s non-return-to-zero data is
measured.
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The conversion efficiency of wavelength conversion and wavelength multicast-
ing has a dependence on the average pump power injected into the silicon photonic
waveguide (121). To quantify how this interaction is affected by the scalability
of wavelength multicasting, we experimentally evaluate the dependence of con-
version efficiency on average pump power for sixteen-, four-, and one-way mul-
ticast configurations, as shown in Figure 5.10. For all configurations, we obtain
a quadratic relationship between conversion efficiency and average pump power,
displaying saturation at peak (average) powers above 21 (18) dBm due to TPA-
induced FCA (121). Moreover, the curves overlap, indicating no adverse effects
on this relationship from scaling up to a sixteen-way multicast.
5.3.3 3×160 Gb/s: experimental demonstration of on-
chip wavelength multicasting for up to three-way
multicast of 160-Gb/s optical data.
We further examine the impact of this wavelength multicasting scalability on con-
version efficiency. Finally, we experimentally evaluate up to a three-way multicast
of 160-Gb/s pulsed-RZ data using spectral and temporal responses, representing
the first on-chip wavelength multicasting of pulsed-RZ data.
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Figure 5.10: Conversion Efficiency for up to Sixteen-Way Multicast
During On-Chip Wavelength Multicasting - Experimentally-measured de-
pendence of conversion efficiency on average pump power for up to a sixteen-way
multicast. The relationship between conversion efficiency and average pump power
injected into the silicon photonic waveguide is evaluated for the wavelength mul-
ticasting configurations of the sixteen-, four-, and one-way multicast. All configu-
rations exhibit a quadratic relationship between conversion efficiency and average
pump power, displaying saturation at peak (average) powers above 21 (18) dBm.
The overlapping curves indicate no adverse effects on this relationship from scaling
up to the sixteen-way multicast.
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5.3.3.1 Experimental setup of on-chip wavelength multicasting for up
to three-way multicast of 160-Gb/s optical data.
The experimental setup, as depicted as Figure 5.11, for measurements conducted
for wavelength multicasting of 160-Gb/s pulsed-RZ data incorporates three multi-
plexed CW TL sources (occupying wavelength channels C21, C27, and C33 within
the ITU grid) acting as input signals, and another TL source as the pump. The
pump incorporates a 10-GHz MLL with a 1.5-ps pulse width, and a 4× OTDM
to generate a 40-GHz pulse train, which is then externally modulated with a
40-Gb/s pulsed-RZ OOK signal, encoded using a PRBS of length 215–1, by the
PG. The optical stream then travels through another 4× OTDM, generating a
160-Gb/s pump, which is then amplified using two stages, each consisting of an
EDFA and a tunable grating filter. The 160-Gb/s pump is then combined with
the input signals using a 3-dB coupler, and the combined optical streams then
pass through a fiber polarizer, selecting the TE polarization, before being coupled
into the on-chip nanotapered waveguide through a tapered fiber. After exiting
the chip, the spectral response of the optical streams is examined using an OSA,
and the temporal response is examined using an OSO. The OSO is also used to
examine the temporal response of the generated optical stream after the OTDM
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stages. PCs are also used throughout the setup. Before insertion, the average
pump power is 21 dBm, and the input signals are each set to 2.4 dBm. Here, the
fiber-to-fiber coupling loss with the pump and input signals passing into the chip
is 9.1 dB.
Figure 5.11: Experimental Setup of Experimental Demonstration of
3×160-Gb/s Wavelength-Parallel On-Chip Wavelength Multicasting -
Experimental setup for up to a three-way multicast of 160-Gb/s pulsed-return-
to-zero data. In this work, wavelength multicasting using four-wave mixing is
achieved with an amplitude-modulated pump combined with multiple continuous-
wave input signals, producing multiple wavelength-multicasted modulated output
idlers encoded with data identical to the pump data.
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5.3.3.2 Multicast number selectivity during wavelength multicasting
for up to three-way multicast of 160-Gb/s optical data.
To demonstrate the practicality of using this wavelength multicasting method
in a time-division-multiplexed pulsed-RZ environment, we demonstrate up to
three-way multicast of 160-Gb/s pulsed-RZ data, using the experimental setup
depicted in Figure 5.11, and described in section 5.3.3.1. Here, three CW input
signals, each placed on a wavelength channel within the ITU grid (corresponding
to C21, C27, and C33) with a 600-GHz separation, are combined with a pump
encoded with 160-Gb/s pulsed-RZ data. The resulting interaction in the silicon
photonic waveguide produces three wavelength-multicasted output idlers, each
encoded with the 160-Gb/s pulsed-RZ data, shown in Figure 5.12a. Here, the
input signals span 9.9 nm (1550.9 nm to 1560.8 nm), the pump is placed at the
1542.7-nm wavelength, and the wavelength-multicasted output idlers span 11.4
nm (1524.0 nm to 1535.4 nm), producing a conversion bandwidth ranging from
15.5 nm to 36.8 nm. Similarly, a two-way and one-way multicast is achieved by
turning off two input signals (leaving C21 and C27) and one input signal (leaving
C21), shown in Figures 5.12b and 5.12c, respectively. The conversion efficiency
remains constant at –22.8 dB for each wavelength multicasting configuration.
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Figure 5.12: Output Wavelength Spectra for up to 3×160-Gb/s Multi-
cast During On-Chip Wavelength Multicasting - Experimentally-measured
spectral response for up to a three-way multicast of 160-Gb/s pulsed-return-to-zero
data, as well as temporal response for the generated and wavelength-multicasted
optical data. Output spectra (with a 0.06-nm resolution bandwidth) for the wave-
length multicasting configurations of the (a) three-way, (b) two-way, and (c) one-
way multicast. The measured optical signal-to-noise ratio (OSNR) in the spectra
is limited by the dynamic range of the optical spectrum analyzer.
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We further examine the temporal properties of the generated optical pulses, as
well as the wavelength-multicasted optical pulses for wavelength channel C33 in
the three-way multicast configuration, as shown in Figure 5.13. The eye diagram
(with a 100-ps temporal window) of the wavelength-multicasted pulsed-RZ data
remains open during the three-way multicasting operation. After the OTDM
stages, the amplitudes of the individual tributaries of the signal are not perfectly
uniform due to asymmetrical insertion losses within each OTDM stage; this is
exacerbated by wavelength multicasting due to the quadratic relationship between
conversion efficiency and pump power. The tributary uniformity can be improved
by further normalizing the insertion losses in each OTDM stage. To the best of
our knowledge, this work represents the first on-chip wavelength multicasting
demonstration using pulsed-RZ data.
5.3.4 Photonic routers-on-chip utilizing wavelength mul-
ticasting.
In the aforementioned experimental demonstrations, we have:
• Shown and evaluated an efficient and scalable method of wavelength mul-
ticasting high-speed optical streams encoded with both 40-Gb/s NRZ data
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Figure 5.13: Output Eye Diagrams for up to 3×160-Gb/s Multicast
During On-Chip Wavelength Multicasting - Eye diagrams (with a 100-ps
temporal window) of 160-Gb/s pulsed-return-to-zero data for the (top) generated
optical data and (bottom) wavelength-multicasted wavelength channel C33 within
the ITU grid, during a three-way multicast.
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and 160-Gb/s pulsed-RZ data.
• Verified up to a sixteen-way multicast of 40-Gb/s NRZ data using spectral
and temporal responses, and quantified the resulting wavelength-multicasted
data integrity degradation using BER and power penalty performance met-
rics.
• Evaluated the effect of this wavelength multicasting scalability on the de-
pendence of conversion efficiency on average pump power. We further eval-
uated spectrally and temporally up to a three-way multicast of 160-Gb/s
pulsed-RZ data.
Every quantifiable experimentally-verified metric that we examined suggests
that this method for wavelength multicasting is a truly scalable process. The mas-
sive bandwidth offered by this dispersion-engineered silicon photonic waveguide,
combined with the platform’s CMOS compatibility and capability of ultra-dense
integration with complex photonics and electronics, materializes this wavelength
multicasting method for full-scale parametric systems such as photonic RoCs for
ultra-broadband high-performance optical networks.
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5.3.5 3×320 Gb/s: experimental demonstration of on-
chip wavelength multicasting for up to three-way
multicast of 320-Gb/s optical data.
We demonstrate for the first time on-chip wavelength multicasting of 320-Gb/s
pulsed-RZ data (143). Using four-wave mixing in a dispersion-engineered silicon
waveguide, we perform a 3× multicast, verify full selectivity, perform spectral
evaluation, and record eye diagrams for the wavelength-multicasted signal.
Recent advances in silicon photonics have given this integrated platform the
potential to enable orders-of-magnitude performance gains in high-performance
communication applications, including next-generation optical telecommunica-
tion networks, data center interconnection networks, and even photonic networks-
on-chip. Endowed with CMOS compatibility, SOI-based PICs are capable of
direct integration with advanced microelectronics, with a clear path toward high-
volume low-cost mass production.
SOI-based PICs utilizing nonlinear optical processes leveraging FWM have
enabled many all-optical functionalities, including wavelength conversion, wave-
length multicasting, spatial multicasting, and temporal demultiplexing, all on
chip. Furthermore, dispersion engineering of these devices enables ultrahigh-
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bandwidth operation.
Future high-performance optical networks will vastly benefit from replacing
power-hungry transceivers between nodes with all-optical processes for routing,
multicasting, and demultiplexing. Moreover, these processes must sustain the
massive bandwidth growth offered by both WDM and TDM.
Using FWM in HNLF, wavelength multicasting of 320-Gb/s data was re-
cently demonstrated with self-seeded pumps. In this work, we demonstrate on-
chip wavelength multicasting of 3×320-Gb/s pulsed-RZ data using a dispersion-
engineered silicon waveguide. By selectively toggling the states of the optical
input signals, we perform full multicast selectivity, demonstrating all possible
states of this 3× multicast. Furthermore, we derive critical performance metrics
based on spectral evaluation, and validate the high-speed optical data using eye
diagrams.
5.3.5.1 Experimental setup of on-chip wavelength multicasting for up
to three-way multicast of 320-Gb/s optical data.
The dispersion-engineered silicon waveguide in this work has a length of 1.1 cm,
height of 290 nm, slab thickness of 25 nm, and width of 720 nm. In the exper-
imental setup using this device, as depicted in Figure 5.14, we first generate a
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320-Gb/s pulsed-RZ pump signal, combine it with up to three CW wavelength
channels, launch the combined signals into the silicon waveguide, and finally ex-
tract the signals, examining the resulting wavelength multicasting. The 320-Gb/s
pump signal is generated using a 10-GHz MLL, producing 1.5-ps optical pulses,
which is first multiplexed to 40 GHz using four-fold (4×) OTDM stages. The
40-GHz pulse stream is then compressed using a PCS, producing 600-fs pulses,
and is then encoded with 40-Gb/s OOK data using a MOD, with a 231–1 PRBS
generated by a PG.
The 40-Gb/s signal then passes through eight-fold (8×) OTDM stages, pro-
ducing the 320-Gb/s data stream for the pump signal, which is then amplified
using an EDFA. The CW wavelength channels are generated using three multi-
plexed TL sources, which are then amplified, and combined with the pump signal.
The optical signals are subsequently passed through a fiber polarizer, selecting the
TE polarization, and launched into the on-chip nanotapered waveguide through
a tapered fiber.
Once off chip, the resulting signals are split between two paths: one passes
through two tunable grating filters (λ) and a preamplifier, isolating a single
wavelength-multicasted wavelength channel that is then evaluated using an OSO;
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Figure 5.14: Experimental Setup of Experimental Demonstration of
3×320-Gb/s Wavelength-Parallel On-Chip Wavelength Multicasting -
Experimental setup for up to a three-way multicast of 320-Gb/s pulsed-return-
to-zero data. In this work, wavelength multicasting using four-wave mixing is
achieved with an amplitude-modulated pump combined with multiple continuous-
wave input signals, producing multiple wavelength-multicasted modulated output
idlers encoded with data identical to the pump data.
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the second path is evaluated using an OSA. PCs are used throughout the setup,
as well as varying lengths of DCF to compensate for the induced chromatic dis-
persion throughout the experimental setup. Before insertion into the chip, the
total average power is 22.0 dBm, total average pump power is 21.8 dBm, and the
fiber to-fiber insertion loss is 8 dB.
5.3.5.2 Multicast number selectivity during wavelength multicasting
for up to three-way multicast of 320-Gb/s optical data.
We first perform the selective wavelength multicast by selectively toggling on
and off the appropriate CW wavelength channels (centered at 1568.8, 1579.4,
and 1590.8 nm), cycling through all eight possible states: from State 0, with all
the CW wavelength channels turned off (producing no multicast), to State 7,
where all three CW wavelength channels are turned on (producing a 3 multicast,
with wavelength-multicasted wavelength channels centered at 1511.8, 1522.0, and
1532.2 nm). The 320-Gb/s pump signal (centered at 1550 nm) remains on for
each state.
In each wavelength multicasting state, we record the output sprectrum for
the resulting signal egressing from the chip, depicted in Figure 5.15, and record
corresponding performance metrics shown in Figure 5.16. For each state, we first
309
5. SILICON PHOTONIC PARAMETRIC PROCESSING
record the number of wavelength-multicasted wavelength channels, ranging from
0 to 3, in State 0 and State 7, respectively. Comparing the spectra, we first
observe that the conversion efficiency, defined as the difference in the peak power
between the CW wavelength channels and the wavelength-multicasted wavelength
channels (both at the output of the chip), remains constant at –6.12 dB for each
state (except State 0, which does not have any wavelength-multicasted wavelength
channels). The conversion efficiency value is obtained by comparing the peak
power of the CW wavelength channels with the peak power of the wavelength-
multicasted wavelength channels, accounting for the 3-dB difference between the
observed average power of the entire wavelength-multicasted optical data signal (–
19.31 dBm) and the peak power in the modulation, as well as a 7.17-dB difference
due to the inherent duty cycle of the 600-ps pulses in the 320-Gb/s signal.
We further examine the conversion bandwidth in each state, as shown in
Figure 5.16. The highest conversion bandwdith of 79 nm is observed for State 1,
State 3, State 5, and State 7. The lowest conversion bandwidth is 36.6 nm, which
is observed for State 4. The conversion bandwidth is a critical consideration for
these ultrahigh-bandwidth systems that capitalize on both WDM and TDM, with
inherent trade-offs between data rate, pulse width, wavelength channel density,
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Figure 5.15: Output Wavelength Spectra for up to 3×320-Gb/s Multi-
cast During On-Chip Wavelength Multicasting - Output wavelength spectra
for the resulting optical signal egressing from the chip for each possible state of the
3×320-Gb/s wavelength multicast. The continuous-wavelength wavelength chan-
nels are centered at 1568.8, 1579.4, and 1590.8 nm, the pump signal is centered
at 1550 nm, producing wavelength-multicasted wavelength channels centered at
1511.8, 1522.0, and 1532.2 nm.
311
5. SILICON PHOTONIC PARAMETRIC PROCESSING
Figure 5.16: Output Wavelength Spectra Statistics for up to 3×320-
Gb/s Multicast During On-Chip Wavelength Multicasting - Performance




conversion bandwidth, and crosstalk.
We subsequently perform a temporal validation of the 320-Gb/s pulsed-RZ
signal that is generated using the OTDM stages, injected into the chip as the
pump signal, and wavelength-multicasted in the 3×multicast, all shown in Figure
5.17. We do this by first observing the pulses of the 320-Gb/s signal egressing
from the OTDM stages, and record the eye diagram of the pulse stream. We
observe an open eye diagram, with a well-balanced pulse amplitude and phase
uniformity. We then examine these pulses after the amplification stage, where the
eye diagram remains open and the pulses remain blalanced. Lastly, we set the
wavelength multicasting in State 7 (with a 3× multicast), examine the pulses
of the wavelength-multicasted wavelength channel centered at 1532.2 nm, and
record the eye diagram of this wavelength-multicasted pulse train. Here, we ob-
serve open eye diagrams, with noticable degradation in the signal. Most of this
degradation is attributed to OSNR degradation in the preamplifier used to re-
cover the wavelength-multicasted signal, rather than the wavelength multicasting
process.
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Figure 5.17: Output Eye Diagrams for up to 3×320-Gb/s Multicast
During On-Chip Wavelength Multicasting - Output eye diagrams of the
generated, injected, and wavelength-multicasted (centered at 1532.2 nm) optical




5.3.5.3 Wavelength multicasting in next-generation high-performance
optical networks.
Using FWM in a dispersion-engineered silicon waveguide, we:
• Demonstrate on-chip wavelength multicasting of 3×320-Gb/s pulsed-RZ
data.
• Verify full wavelength multicasting selectivity using spectral analysis, ob-
serving a constant conversion efficiency of –6.12 dB in each configuration,
with up to a 79-nm conversion bandwidth.
• Observe open eye diagrams for the wavelength-multicasted signal.
This demonstrated on-chip wavelength multicasting functionality, performed
within this integrated CMOS-compatible platform, represents a critical building
block for next-generation high-performance optical networks.
5.4 Spatial multicasting
Nonlinear optical processes such as FWM enable ultrahigh-speed all-optical oper-
ations including broadband wavelength conversion, continuously tuneable delays,
and signal regeneration. Broadcasting and multicasting, critical network-level
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functionalities associated with selective dissemination of information, have tra-
ditionally been performed in the electronic domain using power-hungry OEO
conversions. Significant research on realizing all-optical FWM-based multicast-
ing has been successful in fiber-based demonstrations, which can be bulky and
difficult to integrate with other network elements. Silicon, however, has enjoyed
a long-standing role as the dominant material system in the microelectronics in-
dustry, and photonic devices that exploit the mature processing capabilities of
the CMOS platform, including filters, switches, modulators, and photodetectors,
are being demonstrated as well. Silicon’s large index of refraction allows dense
photonic integration, making the prospects of complex PICs and photonic NoCs
and RoCs feasible.
The first demonstration of FWM-based on-chip multicasting in the silicon
platform was recently reported. This multicast circumvents the traditional power-
demanding electronic domain, replacing it with the bandwidth-scalable, energy-
efficient, and data- rate-transparent optical domain, while remaining within the
mass-producible silicon platform. The on-chip multicasting was achieved in the
wavelength domain by simultaneously converting many CW input channels into
replicated data signals using a modulated pump signal.
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5.4.1 3×10 Gb/s: experimental demonstration of on-chip
spatial multicasting for up to three-way multicast of
10-Gb/s optical data.
We have demonstrated the feasibility of spatial-domain on-chip multicasting using
silicon ring resonator-based filters to demultiplex three all-optically wavelength-
multicasted channels onto separate waveguides using two cascaded silicon chips
(128). This demonstration is a key step in combining silicon nanophotonic build-
ing blocks, devices that are entirely amenable to single-chip dense integration, in
order to achieve complex network-level functionalities.
The devices discussed here, depicted in Figure 5.18, were fabricated using
EBL followed by RIE. The FWM device is a 1.1-cm-long waveguide with a height
of 290 nm, slab thickness of 25 nm, and width of 680 nm. Previous work with a
similar device showcased FWM-based wavelength conversion in silicon waveguides
with larger than 150-nm bandwidths using CW pumps. We further demonstrated
wavelength multicasting, with multicast number selectivity ranging from one-way
to eight-way, and performed 40-Gb/s bit-error rate BER measurements. The
demultiplexer comprises a series of microring resonators with 20-µm diameters,
each with a drop port guided toward the output of the chip. In this device, all of
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the waveguides have 250-nm heights and 450-nm widths.
Figure 5.18: Silicon Chips Utilized for 3×10-Gb/s On-Chip Spatial Mul-
ticasting - Two silicon chips used to demonstrate spatial multicasting: (top) Four-
wave mixing chip achieves three-way wavelength multicast, and (bottom) microring
resonator demultiplexer splits each wavelength channel into its respective output
port.
5.4.1.1 Experimental setup of on-chip spatial multicasting for up to
three-way multicast of 10-Gb/s optical data.
The work presented here utilizes two chip-coupling setups, one for each silicon
chip depicted in Figure 5.18, which employ tapered fibers to couple to on-chip
nanotapered waveguides. The experimental setup for the BER measurements,
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as depicted in Figure 5.19, incorporates three CW TL sources acting as probes,
and a fourth as the pump. The pump, operating at the 1552.4-nm wavelength, is
externally modulated with a 10-Gb/s NRZ OOK signal, encoded using a PRBS
of length 231–1, generated by the PPG. The pump and probe signals are amplified
using a C- and L-band EDFA, respectively, and then combined using a DWDM.
The combined signals are then coupled into chip 1, which performs a three-
way multicast of the original data signal. After exiting chip 1, the signals pass
through a series of tunable grating filters (λ) and an EDFA, transmitting the
three multicasted wavelength channels.
The multicasted signals are subsequently coupled into chip 2. After exiting
chip 2, the signals are filtered and amplified for evaluation, and pass through a
VOA before being received by a high-speed PIN-TIA receiver followed by a LA.
The signal is then analyzed using a BERT. A fraction of the power is tapped-
off after each chip for examination on an OSA, and a DCA is used to obtain eye
diagrams, shown in Figure 5.20. PCs and fiber polarizers are also used throughout
the setup.
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Figure 5.19: Experimental Setup of Experimental Demonstration of
3×10-Gb/s Wavelength-Parallel On-Chip Spatial Multicasting - Diagram
of the experimental setup used for bit-error-rate measurements.
5.4.1.2 Multicast number selectivity during spatial multicasting for
up to three-way multicast of 10-Gb/s optical data.
First, wavelength multicasting is achieved on chip 1 by combining a modulated
pump signal with three CW probes, producing three modulated output signals,
shown in Figure 5.21. The wavelengths of the output signals are respectively
aligned so that two of the multicasted wavelength channels each correspond to
a passband of a ring filter on chip 2, as shown in Figure 5.21, and the third is
off-resonance. Therefore, the three multicasted signals leave the device on three
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Figure 5.20: Output Eye Diagrams for up to 3×10-Gb/s Multicast Dur-
ing On-Chip Spatial Multicasting - 10-Gb/s output eye diagrams recorded for
the input signal following the pump amplifier, as well as each output port of chip
2 : through port, drop port 1, and drop port 2.
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output ports: drop port 1, drop port 2, and through port. The spatial multicasting
is achieved through the composite functionality of the two cascaded devices.
At each output port of chip 2, 10-Gb/s BER measurements are taken. Error-
free operation (defined as having BERs less than 10−12) is observed at each output
port, and a BER sensitivity curve is then taken for each case, as shown in Figure
5.22. A back-to-back curve is recorded for the pump signal at the output of the
pump amplifier, producing a 3.5-dB and 2.7-dB power penalty for the two drop
ports and through port, respectively. For each configuration, an eye diagram is
also obtained, shown in Figure 5.20.
In this work, we demonstrated and evaluate all-optical spatial multicasting
enabled by nanophotonic devices in two cascaded silicon chips. This work is a
crucial step towards the goal of monolithic photonic integration with optically-




Figure 5.21: Output Wavelength Spectra for 3×10-Gb/s Multicast and
Resonant Response of Microring Resonator Demultiplexer During On-
Chip Spatial Multicasting - Output wavelength spectra for resonant responses
of (top) drop port 1 of chip 2 and (middle) drop port 2 of chip 2, and (bottom)
three-way 10-Gb/s wavelength multicasting observed at the output of chip 1.
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Figure 5.22: Bit-Error-Rate Curves for up to Three-Way Multicast Dur-
ing On-Chip Spatial Multicasting - Experimentally-measured bit-error-rate
curves recorded for each wavelength channel of a three-way spatially-multicasted
optical signal at the through port, drop port 1, and drop port 2. A back-to-back
bit-error-rate curve is measured for the pump signal following the pump amplifier.
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5.5 Silicon photonic parametric processing for
the data center
5.5.1 Silicon photonic parametric processing enabling Tb/s
wavelength-selective switch for data centers.
5.5.1.1 Silicon photonic parametric processing tunable wavelength
converter.
An SPPP TWC converts a target wavelength channel encoded with high-speed
optical data (λ1), to another wavelength channel encoded with the same high-
speed optical data (λ2). As depicted in Figure 5.23, the SPPP TWC may be
constructed by leveraging a dispersion-engineered waveguide and a tunable broad-
band filter–both silicon photonic technologies.
The operation of this SPPP TWC is accomplished by combining a wavelength
channel at λ1, encoded with high-speed optical data with a CW pump, and prop-
agating these combined lightwaves through the dispersion-engineered waveguide.
The resulting FWM interaction in the waveguide produces an idler wavelength
channel at λ2, identical to the original optical signal at λ1. All three lightwaves
then egress from the waveguide, where a tunable broadband filter is then used to
select only the optical signal encoded at λ2.
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Figure 5.23: Silicon Photonic Parametric Processing Tunable Wave-
length Converter Enabling Tb/s Wavelength-Selective Switch for Data
Centers - High-performance parametric system enabled by parametric processing
enabled by four-wave mixing in dispersion-engineered silicon photonic waveguides.
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5.5.1.2 Silicon photonic parametric processing wavelength selective
switch.
An SPPP WSS is a high-radix switch that routes high-speed optical data at from
any input port to any output port. As depicted in Figure 5.23, the SPPP WSS
may be constructed using the SPP TWC, a passive combiner, and an AWG WDM
DEMUX–all silicon photonic technologies.
The SPPP WSS operates by designating a specific wavelength channel to
specific input/output ports, such as λ1 to port 1, λ2 to port 2, and λ3 to port 3,
such that λN corresponds to port N. By leveraging an SPPP TWC at each input
port, we can wavelength convert the incoming wavelength channel corresponding
to the designated input port, to another target wavelength channel corresponding
to a different output port. After this optical signal is then wavelength converted to
the target output port, a passive combiner followed by an AWG WDM DEMUX
are used to passively route this optical signal to its corresponding output port.
The routing is accomplished following the sequence:
Port N at λI → λO → Port O (5.6)
Here, I and O are the input and output ports, respectively. For example,
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if we desire to switch between input port 1 and output port 32, the high-speed
optical signal ingressing into port 1 at λ1 is wavelength converted to λ32, which
is then passively routed to port 32. If we desire to switch between input port 8
and output port 2, the high-speed optical signal ingressing into port 8 at λ8 is
wavelength converted to λ2, which is then passively routed to port 2.
5.5.1.3 Improvements using silicon photonic parametric processing
wavelength selective switch.
In Figure 4.36, we see the critical parameters associated with the traditional core
switches used in the electrically-interconnected data center. In Figure 5.24, we
compare these parameters with an SPPP WSS, noticing very significant gains
that can be achieved by leveraging silicon photonics. We observe a potential
100× improvement in port data rate, 32× in aggregate data rate, 20× in power
dissipation, and 1,000× in latency.
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Figure 5.24: Improvements Using Silicon Photonic Parametric Process-
ing Tb/s Wavelength-Selective Switch for Data Centers - High-performance
parametric system enabled by parametric processing enabled by four-wave mixing
in dispersion-engineered silicon photonic waveguides.
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5.5.2 Silicon photonic parametric processing enabling Tb/s
multicaster for data centers.
5.5.2.1 Silicon photonic parametric processing multicasting wavelength
converter.
An SPPP MWC selectively multicasts a target wavelength channel encoded with
high-speed optical data, to any subset of other wavelength channels, encoding
them with the same high-speed optical data. As depicted in Figure 5.25, the
SPPP MWC may be developed by leveraging a dispersion-engineered waveguide
and a broadband filter–both silicon photonic technologies.
The operation of this SPPP MWC is accomplished by combining a wavelength
channel encoded with high-speed optical data, acting as the pump, with any sub-
set of probe CW wavelength channels, and propagating these combined lightwaves
through the dispersion-engineered waveguide. The resulting FWM interaction in
the waveguide produces a subset of multicasted idler wavelength channels, all
encoded with the original high-speed optical data. All of the resulting lightwaves
then egress from the waveguide, where a broadband filter is then used to select
only the multicasted optical data signals.
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Figure 5.25: Silicon Photonic Parametric Processing Multicasting Wave-
length Converter Enabling Tb/s Multicaster for Data Centers - High-
performance parametric system enabled by parametric processing enabled by four-
wave mixing in dispersion-engineered silicon photonic waveguides.
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5.5.2.2 Silicon photonic parametric processing multicaster.
An SPPP multicaster, as depicted in Figure 5.25, utilizes the SPPP TWC, SPPP
MWC, an amplifier, and an AWG WDM DEMUX. When a high-speed optical
signal enters the SPPP multicaster, encoded on any wavelength channel, it is
wavelength converted to a designated pump wavelength channel, which is then
amplified before the SPPP MWC. Going through the SPPP MWC, the optical
data that is encoded on the pump wavelength channel is wavelength multicasted
to any subset of wavelength channels. The AWG WDM DEMUX then translates
the wavelength multicasted optical data signals to spatial multicasted optical data
signals that egress from the multicaster on different output ports.
5.5.2.3 Improvements using silicon photonic parametric processing
multicaster.
In Figure 4.36, we see the critical parameters associated with the traditional
core switches used in the electrically-interconnected data center. In Figure 5.26,
we compare these parameters with an SPPP multicaster, noticing very significant
gains that can be achieved by leveraging silicon photonics. We observe a potential
100× improvement in port data rate, 32× in aggregate data rate, 100× in power
332
5.5 Silicon photonic parametric processing for the data center
dissipation, and 20× in latency.
Figure 5.26: Improvements Using Silicon Photonic Parametric Process-
ing Tb/s Multicaster for Data Centers - High-performance parametric sys-
tem enabled by parametric processing enabled by four-wave mixing in dispersion-
engineered silicon photonic waveguides.
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5.5.3 Silicon photonic parametric processing enabling Tb/s
aggregator for data centers.
5.5.3.1 Silicon photonic parametric processing tunable delay
An SPPP TD temporally delays a target wavelength channel encoded with high-
speed optical data. As depicted in Figure 5.27, the SPPP TD is constructed using
an SPPP TWC, a dispersion-engineered waveguide, and another SPPP TCW–all
silicon photonic technologies.
The operation of this SPPP TD is accomplished by first wavelength convert-
ing an incoming wavelength channel encoded with high-speed optical data to a
designated wavelength channel corresponding to the desired temporal delay. This
wavelength converted optical data signal then traverses a dispersion-engineered
waveguide, which through chromatic dispersion induces a corresponding tempo-
ral delay on the signal. This signal is subsequently wavelength converted to the
designated wavelength channel, which is encoded with the original high-speed
optical data, now temporally delayed with a specified amount of time.
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Figure 5.27: Silicon Photonic Parametric Processing Multicasting Tun-
able Delay Enabling Tb/s Aggregator: Multiplexer for Data Centers -
High-performance parametric system enabled by parametric processing enabled by
four-wave mixing in dispersion-engineered silicon photonic waveguides.
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5.5.3.2 Silicon photonic parametric processing aggregator: multiplexer
An SPPP aggregator: multiplexer, depicted in Figure 5.27, combines many in-
coming streams of optical data encoded with slower tributaries (10 Gb/s) to a
single stream of optical data serially encoded with the aggregate tributaries (1
Tb/s).
The operation of this SPPP aggregator: multiplexer is accomplished by tem-
porally delaying incoming data streams encoded with the slower tributaries us-
ing an SPPP TD, temporally aligning the bits with their designated tributary
slots. These tributaries are all simultaneously wavelength converted to the same
designated wavelength channel, and are all spatially aggregated using a passive
combiner. The result is a serial optical data stream with the aggregate data rate
of all the combined slow tributaries.
5.5.3.3 Silicon photonic parametric processing demultiplexing wave-
length converter
An SPPP DWC demultiplexes a high-speed optical signal (1 Tb/s) encoded with
many tributaries (each at 10 Gb/s), into wavelength-parallel optical signals, where
each wavelength channel is encoded with a single tributary (10 Gb/s). As depicted
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in Figure 5.28, the SPPP DWC is implemented using a dispersion-engineered
waveguide and a broadband filter–all silicon photonic technologies.
Figure 5.28: Silicon Photonic Parametric Processing Multicasting Tun-
able Delay Enabling Tb/s Aggregator: Demultiplexer for Data Centers
- High-performance parametric system enabled by parametric processing enabled
by four-wave mixing in dispersion-engineered silicon photonic waveguides.
The operation of this SPPP DWC is accomplished by combining the high-
speed optical signal (1 Tb/s) with a chirped pump encoded with an optical clock
signal (10 GHz), and propagating the lightwaves through a dispersion-engineered
waveguide. The FWM interaction in the waveguide produces many new wave-
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length channels, each encoded with a designated tributary (10 Gb/s). The sub-
sequent broadband filter is then used to select only these tributary wavelength
channels.
5.5.3.4 Silicon photonic parametric processing aggregator: demulti-
plexer
An SPPP aggregator: demultiplexer, depicted in Figure 5.28, separates incoming
a single stream of optical data serially encoded with the aggregate tributaries (1
Tb/s) to many streams spatial of optical data encoded with slower tributaries
(10 Gb/s).
The operation of this SPPP aggregator: demultiplexer is accomplished by
first wavelength converting an incoming high-speed optical data stream to a des-
ignated wavelength channel, using an SPPP TWC. This optical data stream is
then spectrally separated into its tributaries using an SPPP DWC. These tribu-
taries are then spatially separated using the AWG WDM DEMUX.
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5.5.3.5 Improvements using silicon photonic parametric processing
aggregator.
In Figure 4.36, we see the critical parameters associated with the traditional
core switches used in the electrically-interconnected data center. In Figure 5.29,
we compare these parameters with an SPPP aggregator, noticing very significant
gains that can be achieved by leveraging silicon photonics. We observe a potential
10× improvement in port data rate, 1.7× in aggregate data rate, 10× in power
dissipation, and 1,000× in latency.
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Figure 5.29: Improvements Using Silicon Photonic Parametric Process-
ing Tb/s Aggregator for Data Centers - High-performance parametric sys-
tem enabled by parametric processing enabled by four-wave mixing in dispersion-





Much of this work explores silicon photonic devices through extensive empirical
validation and characterization, which form the required silicon photonic building
blocks for the photonic interconnection networks. We have demonstrated both
crystalline silicon and silicon nitride waveguides in wavelength-parallel experi-
ments, showcasing terabits-per-second aggregate data rates being feasibly trans-
ported using these transport media. We perform a comparative analysis, show-
ing superior inter-channel crosstalk in silicon nitride waveguides compared to the
crystalline silicon waveguides.
We have presented and extensively characterized crystalline silicon photonic
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microring resonator electro-optic modulators. We have performed a compara-
tive analysis of these modulators, quantifying their performance compared with
their commercial counterparts. Furthermore, we have demonstrated long-haul
transmission of an optical data signal encoded using these modulators, showing a
feasible bandwidth-distance product of up to 1 Tb-km/s. Furthermore, we have
performed experimental validation using crystalline silicon photonic microring
resonator electro-optic modulator arrays, showing up to four of these modulators
operating simultaneously. We then experimentally quantify the inter-modulation
crosstalk in these modulator arrays, and demonstrate its impact on bandwidth
scalability.
We have presented and characterized many types of broadband switches, based
on the crystalline silicon photonic microring resonator, for use in photonic in-
terconnection networks. We have described our work with characterizing 1×2,
2×2, and 4×4 switches in high-performance communication environments. We
have shown wavelength-parallel cohesive switching of up to 250-Gb/s aggregate
bandwidths, with techniques scalable to terabits-per-second capabilities. Using
electrically-active devices, we have presented broadband electro-optic switching of
single-channel data rates of up to 40 Gb/s, with low power penalty, short switch-
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ing transitions, high extinction ratios, and low driving voltage. Furthermore, we
have switched wavelength-parallel optical data through a silicon photonic router
implemented as a 4×4 silicon microring resonator non-blocking broadband switch.
This router represents a key building block for photonic interconnection networks
that was designed, implemented, and verified through our empirical work.
In an attempt to demonstrate the potential for large-scale dense integration of
silicon photonic devices, we have presented our work on a photonic communica-
tion link comprising several cascaded devices. We have presented and character-
ized a crystalline silicon microring resonator electro-optic modulator, a crystalline
silicon waveguide, and a germanium photodetector, integrated together forming
a full photonic transmission link with transceivers on both sides. This demon-
strates the feasibility of such integration, but still only scratches the surface of
the potential for integration density and complexity of silicon photonics.
We combined our physically-accurate experimental results with extensive net-
work simulations to perform practical performance evaluations of on-chip pho-
tonic interconnection networks. We were able to do this using comparative power
penalty measurements performed for the microring-resonator electro-optic mod-
ulator, and observed network-level performance impact from device-level perfor-
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mance.
In this work, we have explored CMOS-compatible silicon photonic materials
that we can utilize in our system designs. Even though many of the presented
devices have leveraged crystalline silicon, since it provides adequate optical and
electrical properties, crystalline silicon is not capable of being deposited into
multi-layer silicon photonic integration. In contrast, polycrystalline silicon is
capable of being deposited, has adequate electrical properties, but its relatively
large propagation loss, making it more optimal for small, electrically-active silicon
photonic devices. Silicon nitride, another material capable of being deposited, has
superior optical properties and inferior electrical properties, making it ideal as
the carrier medium for longer transmission. We proposed exploiting the benefits
of each material and merging them to optimize system performance. We have
proposed and developed 3D silicon photonic devices, systems, network topologies,
and architectures that exhibit this superior performance.
We have explored the impact of using 3D silicon photonics for interconnecting
high-performance chip multiprocessors. We have proposed a novel 3D material
stack using multi-layer integration of silicon nitride and polycrystalline silicon.
Using this stack, we then developed novel 3D silicon photonic devices, arrays,
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and network topologies. Using an advanced physically-accurate network-level
simulation environment that we have developed, we have explored the effects of
this type of integration on various photonic network topologies, observing orders-
of-magnitude performance advantages when using 3D silicon photonics.
We have explored the role of 3D silicon photonics in optically-interconnected
data centers, constructing an N×N core switch matrix interconnecting data center
server racks. We demonstrate the fully-integrated scalable photonic core switch
architecture feasibly sustaining more than ten (forty) wavelength channels for the
switch matrix size of 256×256 (64×64), optically interconnecting at least 2,560
data center server racks and enabling the network bisection bandwidth of 51.2
Tb/s (20 Gb/s per wavelength channel). Furthermore, this architecture repre-
sents switching times improvement of up to six orders of magnitude compared
with other switching methods, demonstrating the necessary capacity, energy effi-
ciency, compactness, flexibility, and cost reduction, in next-generation data cen-
ters.
We then performed the first experimental validation of 3D silicon photonics,
presenting a multi-layer silicon photonic microring resonator filter. This device
comprised two layers of silicon nitride photonic components. We quantified the
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performance of this device using power penalty performance metrics during high-
speed optical data transmission.
This work also presents much of our extensive work leveraging the nonlinear
response, specifically FWM, in silicon photonic waveguides to perform advanced
parametric processing functionalities with high-speed optical data. Using these
methods, we have experimentally performed many all-optical demonstrations of
wavelength conversion, wavelength multicasting, and spatial multicasting. We
have performed these functionalities with both NRZ and pulsed-RZ optical data,
validating the inherent bandwidth transparency that is associated with these
powerful methods.
Our work with wavelength conversion has led to extensive experimental valida-
tions for the wavelength range of over 100 nm, and single-channel data rates of up
to 160 Gb/s. For wavelength multicasting, we have performed up to a sixteen-
way multicast, and single-channel data rates of up to 320-Gb/s. Our spatial
multicasting work, which combined several silicon photonic devices for enhanced
functionality, has yielded up to a three-way multicast, and single-channel data
rates of up to 10 Gb/s.
Using these parametric processes functionalities in silicon photonic waveg-
346
6.2 Major challenges and future work
uides, combined with other relatively simple silicon photonic devices, we were
then able to construct powerful building blocks for optically-interconnected data
centers. This included an SPPP-enabled Tb/s WSS, multicaster, and an aggre-
gator. We show that these high-performance building blocks potentially have
orders-of-magnitude improvements in bandwidth, power dissipation, and latency,
over their electrical counterparts consisting of traditional core switches.
6.2 Major challenges and future work
Silicon photonics presents a powerful platform for realizing high-performance pho-
tonic devices for photonic interconnection networks of all scales. These photonic
interconnection networks have the potential to be a truly disruptive technology,
rewriting the rules for performance and scalability.
Much of this work demonstrates that all of the required individual silicon
photonic devices and components are feasible as discrete elements, with some
initial penetration of denser integration of multiple devices on a single chip. These
demonstrations only scratch the surface of the scale of integration that is possible.
To demonstrate the viability of silicon photonics in full-scale systems, future work
must demonstrate adequate integration density and complexity. For this to be
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successful, many silicon photonic devices must be shown to operate in harmony
with each other, as well as with the advanced electrical components and systems
surrounding them.
To truly achieve mass-scale operation, more fundamental challenges need to
be addressed. This includes fabrication and performance uniformity, where sili-
con photonic devices would be capable of being produced with specified fabrica-
tion and performance tolerances in alignment with the rest of the semiconductor
industry. For this to come to fruition, more emphasis must be placed on stan-
dardization and layout automation, especially when integrating silicon photonic
devices with advanced microelectronics. This requires the emergence of novel
tools that can be shared and sharpened by the semiconductor industry.
The inherent temperature dependence of silicon photonics produces another
major scalability challenge for the community, especially if silicon photonics is
to be monolithically integrated with chip multiprocessors, which exhibit large
temperature dynamics. Novel techniques for low-power thermal management of
silicon photonic devices must also be developed and standardized. This may
include better methods of thermal compensation, or the development of compact
and CMOS-compatible athermal devices.
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Power dissipation is another challenge that the community has already em-
braced when demonstrating discrete silicon photonic devices. To make major
impacts in the computing and communication industries, major performance
gains must be achieved while simultaneously decreasing the power dissipation.
This places tight constraints on the power limits to achieve given functionalities
using silicon photonics. Denser integration of silicon photonics, especially with
advanced microelectronics, will decrease the power consumed by both of these
technologies. Intelligent power management systems will ultimately need to be
developed to further optimize the power dissipation.
Packaging also still remains another major challenge for silicon photonics.
To truly benefit from the bandwidth density that photonics has to offer, novel
packaging methods must be developed to simultaneously connect off-chip optical
fibers to the on-chip components, with significant density. These methods must
work beyond the laboratory environment, and should be completely compatible
with the capabilities of the semiconductor industry.
As these challenges are being solved, future work should then integrate sili-
con photonic subsystems and full-scale systems in real computing environments.
As this work described, this may be accomplished by monolithically integrating
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silicon photonic interconnection networks with chip multiprocessors and memory
elements in a 3D silicon chip stack. Once these types of integration are physically
realized, many crucial validations can then be performed, operating with real
applications and real performance metrics.
Once the processes of complex integration of silicon photonics with advanced
microelectronics are rendered ubiquitous, silicon chips with complex functionali-
ties enabled by silicon photonics will become standard approaches to performance
gains in every type of computing system. As shown by some of this work, high-
performance computing systems and data centers will benefit from implementing
fully-integrated transceivers, scalable photonic broadband switches, and other sil-
icon photonic components, in their switch fabrics and interconnection networks.
For many of these computing and communication systems, massive initial
performance leaps will be awarded, followed by generational performance gains
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EPump Pump Electrical Field
ESignal Signal Electrical Field
ERDrop Drop Port Extinction Ratio
ERThrough Through Port Extinction Ratio
FSRMax Maximum Free Spectral Range
IOn On-State Hold Current
ILDrop Drop Port Insertion Loss
ILMax Maximum Network Insertion Loss
ILThrough Through Port Insertion Loss
L Optical Path Length For One Round Trip
LMin Minimum Optical Path Length For One Round Trip
LPitch Waveguide Pitch
LTaper Input Taper Length
Nλ Number of Wavelength Channels
n Refractive Index
N North
n Number of Wavelength Channels
nEff (λ) Effective Refractive Index
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nGroup Group Refractive Index
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